Ð þí9t85ˆ(ì5PV2P-CA9‘" arm,vexpress,v2p-ca9arm,vexpress+<Kchosenaliases7W/smb@04000000/motherboard/iofpga@7,00000000/uart@090007_/smb@04000000/motherboard/iofpga@7,00000000/uart@0a0007g/smb@04000000/motherboard/iofpga@7,00000000/uart@0b0007o/smb@04000000/motherboard/iofpga@7,00000000/uart@0c0006w/smb@04000000/motherboard/iofpga@7,00000000/i2c@160006|/smb@04000000/motherboard/iofpga@7,00000000/i2c@02000cpus<Kcpu@0�cpu arm,cortex-a9�‘¢¨cpu@1�cpu arm,cortex-a9�‘¢¨cpu@2�cpu arm,cortex-a9�‘¢ ¨ cpu@3�cpu arm,cortex-a9�‘¢ ¨ memory@60000000�memory�`@clcd@10020000 arm,pl111arm,primecell� °combined À,ËÒclcdclkapb_pclkÞ¿¤€portendpointó ¢¨panel panel-dpiportendpointó¢¨panel-timingÈï_-5˜A0NhX`lymemory-controller@100e0000 arm,pl341arm,primecell�Ë Òapb_pclkmemory-controller@100e1000 arm,pl354arm,primecell�À-.Ë Òapb_pclktimer@100e4000 arm,sp804arm,primecell�@À01ËÒtimclkapb_pclk ƒdisabledwatchdog@100e5000 arm,sp805arm,primecell�P À3ËÒwdogclkapb_pclkscu@1e000000 arm,cortex-a9-scu�Xtimer@1e000600 arm,cortex-a9-twd-timer�  À watchdog@1e000620 arm,cortex-a9-twd-wdt�  Àinterrupt-controller@1e001000 arm,cortex-a9-gicŠ<›�¢¨cache-controller@1e00a000 arm,pl310-cache�  À+°¾ Ê Û¢¨pmu arm,cortex-a9-pmu0À<=>?ë dcc arm,vexpress,config-busþ extsaxiclk arm,vexpress-osc2ÉÀúð€= Jextsaxiclkclcdclk arm,vexpress-osc2˜–€Ä´=Jclcdclk¢¨tcrefclk arm,vexpress-osc2÷Š@õá= Jtcrefclk¢¨volt-vd10 arm,vexpress-volt]VD10l€VD10volt-vd10-s2 arm,vexpress-volt]VD10_S2l€VD10_S2volt-vd10-s3 arm,vexpress-volt]VD10_S3l€VD10_S3volt-vcc1v8 arm,vexpress-volt]VCC1V8l€VCC1V8volt-ddr2vtt arm,vexpress-volt]DDR2VTTl€DDR2VTTvolt-vcc3v3 arm,vexpress-volt]VCC3V3l€VCC3V3amp-vd10-s2 arm,vexpress-amp€VD10_S2amp-vd10-s3 arm,vexpress-amp€VD10_S3power-vd10-s2 arm,vexpress-power  €PVD10_S2power-vd10-s3 arm,vexpress-power  €PVD10_S3smb@04000000 simple-bus<KP†@DHLŠ �?´             !!""##$$%%&&''(())**motherboardV2M-P1� arm,vexpress,v2m-p1simple-bus<KІflash@0,00000000 arm,vexpress-flashcfi-flash�®psram@2,00000000 arm,vexpress-psrammtd-ram �®vram@3,00000000 arm,vexpress-vram �€¢¨ethernet@3,02000000 smsc,lan9118smsc,lan9115 �À¹miiÂÏä÷  usb@3,03000000 nxp,usb-isp1761 �Àiofpga@7,00000000 simple-bus<K†sysreg@00000 arm,vexpress-sysreg�¢ ¨ sys_led arm,vexpress-sysreg,sys_led/¢¨sys_mci arm,vexpress-sysreg,sys_mci/¢¨sys_flash arm,vexpress-sysreg,sys_flash/sysctl@01000 arm,sp810arm,primecell� Ë Òrefclktimclkapb_pclk=0Jtimerclken0timerclken1timerclken2timerclken3 ;K¢¨i2c@02000 arm,versatile-i2c� <Kpcie-switch@60 idt,89hpes32h8�`aaci@04000 arm,pl041arm,primecell�@À Ë Òapb_pclkmmci@05000 arm,pl180arm,primecell�PÀ  b kt·‚ ËÒmclkapb_pclkkmi@06000 arm,pl050arm,primecell�`À ËÒKMIREFCLKapb_pclkkmi@07000 arm,pl050arm,primecell�pÀ ËÒKMIREFCLKapb_pclkuart@09000 arm,pl011arm,primecell��ÀËÒuartclkapb_pclkuart@0a000 arm,pl011arm,primecell� ÀËÒuartclkapb_pclkuart@0b000 arm,pl011arm,primecell�°ÀËÒuartclkapb_pclkuart@0c000 arm,pl011arm,primecell�ÀÀËÒuartclkapb_pclkwdt@0f000 arm,sp805arm,primecell�ðÀË Òwdogclkapb_pclktimer@11000 arm,sp804arm,primecell�ÀËÒtimclken1timclken2apb_pclktimer@12000 arm,sp804arm,primecell� ÀËÒtimclken1timclken2apb_pclki2c@16000 arm,versatile-i2c�`<Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022�9dvi-transmitter@60 sil,sii9022-cpisil,sii9022�`rtc@17000 arm,pl031arm,primecell�pÀË Òapb_pclkcompact-flash@1a000 arm,vexpress-cfata-generic� ¡Žclcd@1f000 arm,pl111arm,primecell�ð °combinedÀËÒclcdclkapb_pclk˜ÞG°portendpointó ¢¨panel panel-dpiportendpointó¢¨panel-timing€#Ø-€5(AN`Xà` l yfixed-regulator-0 regulator-fixed]3V3¦2Z ¾2Z l¢ ¨ clk24mhz fixed-clock=n6 Jv2m:clk24mhz¢¨refclk1mhz fixed-clock=B@Jv2m:refclk1mhz¢¨refclk32khz fixed-clock=€Jv2m:refclk32khz¢ ¨ leds gpio-ledsuser1€v2m:green:user1 e Öheartbeatuser2€v2m:green:user2 eÖmmc0user3€v2m:green:user3 eÖcpu0user4€v2m:green:user4 eÖcpu1user5€v2m:green:user5 eÖcpu2user6€v2m:green:user6 eÖcpu3user7€v2m:green:user7 eÖcpu4user8€v2m:green:user8 eÖcpu5mcc arm,vexpress,config-busþ oscclk0 arm,vexpress-osc2}x@“‡= Jv2m:oscclk0oscclk1 arm,vexpress-osc2jepßÒ@= Jv2m:oscclk1¢¨oscclk2 arm,vexpress-osc2n6n6= Jv2m:oscclk2¢¨volt-vio arm,vexpress-volt]VIOl€VIOtemp-mcc arm,vexpress-temp€MCCreset arm,vexpress-resetmuxfpga arm,vexpress-muxfpgashutdown arm,vexpress-shutdownreboot arm,vexpress-reboot dvimode arm,vexpress-dvimode hsb@e0000000 simple-bus<K †à Š�` $%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3i2c0i2c1device_typeregnext-level-cachelinux,phandleinterrupt-namesinterruptsclocksclock-namesmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenstatus#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,data-latencyarm,tag-latencyinterrupt-affinityarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-range#clock-cellsclock-output-namesregulator-nameregulator-always-onlabelrangesinterrupt-map-maskinterrupt-mapbank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftmemory-regionregulator-min-microvoltregulator-max-microvoltlinux,default-trigger