Ð þíY�8TÄ(½TŒ,NextThing C.H.I.P.62nextthing,chipallwinner,sun5i-r8allwinner,sun5i-a13chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0 c$, jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve0(c"$, jdisabledaliasesq/soc@01c00000/i2c@01c2ac00v/soc@01c00000/i2c@01c2b400{/soc@01c00000/serial@01c28400ƒ/soc@01c00000/serial@01c28c00memory‹memory—cpuscpu@0‹cpu2arm,cortex-a8—c›¹°0©a€\À ꀙp /Ö …€O€ÊO€—€O€ºÉÛíø;þ;clocks=dummy 2fixed-clockøþclk@01c200502allwinner,sun4i-a10-osc-clk—ÂPn6#osc24Mø þ osc3M_clk2fixed-factor-clock6@c #osc3Mø þ clk@0 2fixed-clock€#osc32kø þ clk@01c200002allwinner,sun4i-a10-pll1-clk—Âc #pll1øþclk@01c200082allwinner,sun5i-a13-pll2-clk—Âc  #pll2-1xpll2-2xpll2-4xpll2-8xøþclk@01c200102allwinner,sun4i-a10-pll3-clk—Âc #pll3ø þ pll3x2_clk32allwinner,sun4i-a10-pll3-2x-clkfixed-factor-clock6@c #pll3-2xøþclk@01c200182allwinner,sun4i-a10-pll1-clk—Âc #pll4clk@01c200202allwinner,sun4i-a10-pll5-clk— c #pll5_ddrpll5_otherøþclk@01c200282allwinner,sun4i-a10-pll6-clk—Â(c #pll6_satapll6_otherpll6øþclk@01c200302allwinner,sun4i-a10-pll3-clk—Â0c #pll7ø þ pll7x2_clk2fixed-factor-clock6@c #pll7-2xøþcpu@01c200542allwinner,sun4i-a10-cpu-clk—ÂTc #cpuøþaxi@01c200542allwinner,sun4i-a10-axi-clk—ÂTc#axiøþahb@01c200542allwinner,sun5i-a13-ahb-clk—ÂTc#ahbK[øþapb0@01c200542allwinner,sun4i-a10-apb0-clk—ÂTc#apb0øþclk@01c200582allwinner,sun4i-a10-apb1-clk—ÂXc  #apb1øþclk@01c2005c"2allwinner,sun4i-a10-axi-gates-clk—Â\cr #axi_dramclk@01c200802allwinner,sun4i-a10-mod0-clk—€c #nandclk@01c200842allwinner,sun4i-a10-mod0-clk—„c #msclk@01c200882allwinner,sun4i-a10-mmc-clk—ˆc #mmc0mmc0_outputmmc0_sampleøþclk@01c2008c2allwinner,sun4i-a10-mmc-clk—ÂŒc #mmc1mmc1_outputmmc1_sampleøþclk@01c200902allwinner,sun4i-a10-mmc-clk—Â�c #mmc2mmc2_outputmmc2_sampleø þ clk@01c200982allwinner,sun4i-a10-mod0-clk—˜c #tsclk@01c2009c2allwinner,sun4i-a10-mod0-clk—œc #ssclk@01c200a02allwinner,sun4i-a10-mod0-clk— c #spi0øþclk@01c200a42allwinner,sun4i-a10-mod0-clk—¤c #spi1øþclk@01c200a82allwinner,sun4i-a10-mod0-clk—¨c #spi2ø)þ)clk@01c200b02allwinner,sun4i-a10-mod0-clk—°c #ir0clk@01c200cc€2allwinner,sun5i-a13-usb-clk—ÂÌc#usb_ohci0usb_phyø#þ#clk@01c201402allwinner,sun4i-a10-codec-clk—Â@c#codecø+þ+clk@01c2015c2allwinner,sun5i-a13-mbus-clk—Â\c #mbusclk@01c20060"2allwinner,sun5i-a13-ahb-gates-clk—Â`c\r  "$(,.34Ð#ahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_spi0ahb_spi1ahb_spi2ahb_stimerahb_veahb_tveahb_lcdahb_csiahb_de_beahb_de_feahb_iepahb_mali400øþclk@01c20068#2allwinner,sun5i-a13-apb0-gates-clk—Âhc r#apb0_codecapb0_pioapb0_irø*þ*clk@01c2006c#2allwinner,sun5i-a13-apb1-gates-clk—Âlcr4#apb1_i2c0apb1_i2c1apb1_i2c2apb1_uart1apb1_uart3ø,þ,clk@01c20100A2allwinner,sun5i-a13-dram-gates-clkallwinner,sun4i-a10-gates-clk—Âcr9#dram_vedram_csidram_de_fedram_de_bedram_acedram_iepøþclk@01c20104€ 2allwinner,sun4i-a10-display-clk—Âc #de-beøþclk@01c2010c€ 2allwinner,sun4i-a10-display-clk— c #de-feø4þ4clk@01c20118€!2allwinner,sun4i-a10-tcon-ch0-clk—Âc #tcon-ch0-sclkøþclk@01c2012c!2allwinner,sun4i-a10-tcon-ch1-clk—Â,c #tcon-ch1-sclkøþsoc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controller—À0=sram@00000000 2mmio-sram—À =Àsram@00010000 2mmio-sram— =sram-section@00002allwinner,sun4i-a10-sram-d—jokayø"þ"dma-controller@01c020002allwinner,sun4i-a10-dma—À �c˜øþspi@01c050002allwinner,sun4i-a10-spi—ÀP�  c£ahbmod¯´rxtx jdisabledspi@01c060002allwinner,sun4i-a10-spi—À`�  c£ahbmod¯ ´rxtx jdisabledmmc@01c0f0002allwinner,sun5i-a13-mmc—Àð c£ahbmmcoutputsample� jokay¾defaultÌÖâìmmc@01c100002allwinner,sun5i-a13-mmc—Á c £ahbmmcoutputsample�! jdisabledmmc@01c110002allwinner,sun5i-a13-mmc—Á c  £ahbmmcoutputsample�" jdisabledusb@01c130002allwinner,sun4i-a10-musb—Á0c�&úmc !usb! "jokay/otgphy@01c1340072allwinner,sun5i-a13-usb-phy—Á4ÁHBphy_ctrlpmu1c#£usb_phyL##Susb0_resetusb1_resetjokay¾defaultÌ$_%p&‡'˜(ø!þ!usb@01c14000&2allwinner,sun5i-a13-ehcigeneric-ehci—Á@�'c !usbjokayusb@01c14400&2allwinner,sun5i-a13-ohcigeneric-ohci—ÁD�(c# !usbjokayspi@01c170002allwinner,sun4i-a10-spi—Áp�  c)£ahbmod¯´rxtx jdisabledinterrupt-controller@01c204002allwinner,sun4i-a10-ic—©¾øþpinctrl@01c20800—Â�c*Ï©¾ß2allwinner,sun5i-a13-pinctrlø%þ%i2c0@0ëPB0PB1úi2c0 ø0þ0i2c1@0 ëPB15PB16úi2c1 i2c2@0 ëPB17PB18úi2c2 ø1þ1mmc0@0ëPF0PF1PF2PF3PF4PF5úmmc0 øþmmc2@0.ëPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15úmmc2 uart3@0 ëPG9PG10úuart3 ø.þ.uart3-cts-rts@0 ëPG11PG12úuart3 ø/þ/pwm0ëPB2úpwm lcd_rgb666@0hëPD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27úlcd0 uart1@0 ëPE10PE11úuart1 uart1@1ëPG3PG4úuart1 ø-þ-ahci_pwr_pin@0ëPB8 úgpio_out ø=þ=usb0_vbus_pin@0ëPB9 úgpio_out usb1_vbus_pin@0ëPH6 úgpio_out ø?þ?usb2_vbus_pin@0ëPH3 úgpio_out ø@þ@chip_vbus_pin@0ëPB10 úgpio_out ø>þ>chip_id_det_pin@0ëPG2úgpio_in ø$þ$timer@01c20c002allwinner,sun4i-a10-timer— ��c watchdog@01c20c902allwinner,sun4i-a10-wdt— �lradc@01c228002allwinner,sun4i-a10-lradc-keys—Â(� jdisabledcodec@01c22c00,2allwinner,sun4i-a10-codec—Â,@� c*+ £apbcodec¯´rxtxjokayeeprom@01c238002allwinner,sun4i-a10-sid—Â8rtp@01c250002allwinner,sun5i-a13-ts—ÂP�=ø9þ9serial@01c284002snps,dw-apb-uart—„�S]c,jokay¾defaultÌ-serial@01c28c002snps,dw-apb-uart—ÂŒ�S]c,jokay¾defaultÌ./i2c@01c2ac002allwinner,sun4i-a10-i2c—¬�c,jokay¾defaultÌ0pmic@34—4�2x-powers,axp209©¾gpio2x-powers,axp209-gpioÏßøAþAregulatorsjÜdcdc2}cpuvddŒB@¤\À¼øþdcdc3}corevddŒB@¤Ö ¼ldo1¼ŒÖ ¤Ö }rtcvddldo2}avccŒ)2à¤2Z ¼ldo3}ldo3ldo4}ldo4ldo5}vcc-1v8 jdisabledŒw@¤w@usb_power_supply!2x-powers,axp202-usb-power-supplyjokayø&þ&i2c@01c2b0002allwinner,sun4i-a10-i2c—°�c, jdisabledi2c@01c2b4002allwinner,sun4i-a10-i2c—´� c,jokay¾defaultÌ1gpio@38 2nxp,pcf8574a—8Ïß% �©¾timer@01c600002allwinner,sun5i-a13-hstimer—Æ�RSclcd-controller@01c0c0002allwinner,sun5i-a13-tcon—ÀÀ�,LSlcdc$£ahbtcon-ch0tcon-ch1#tcon-pixel-clockjokayportsport@0—endpoint@0—Ð2ø7þ7port@1—endpoint@1—Ð3ø8þ8pwm@01c20e002allwinner,sun5i-a13-pwm— c à jdisableddisplay-frontend@01e00000%2allwinner,sun5i-a13-display-frontend—à�/c.4 £ahbmodramL4 jdisabledø<þ<portsport@1—endpoint@0—Ð5ø6þ6display-backend@01e60000$2allwinner,sun5i-a13-display-backend—æc, £ahbmodramLjokayKëá£portsport@0—endpoint@0—Ð6ø5þ5port@1—endpoint@0—Ð7ø2þ2tv-encoder@01c0a0002allwinner,sun4i-a10-tv-encoder—À c"Ljokayportendpoint@0—Ð8ø3þ3thermal-zonescpu_thermalúè$9cooling-mapsmap04: 9;ÿÿÿÿÿÿÿÿtripscpu_alert0HLTÐ’passiveø:þ:cpu_critH† TÐ ’criticaldisplay-engine#2allwinner,sun5i-a13-display-engine_<ahci-5v2regulator-fixed¾defaultÌ=}ahci-5vŒLK@¤LK@s…k% jdisabledusb0-vbus2regulator-fixed¾defaultÌ> }usb0-vbusŒLK@¤LK@…k% jokay˜(ø'þ'usb1-vbus2regulator-fixed¾defaultÌ? }usb1-vbusŒLK@¤LK@s…k% jdisabledusb2-vbus2regulator-fixed¾defaultÌ@ }usb2-vbusŒLK@¤LK@s…k% jdisabledvcc3v02regulator-fixed}vcc3v0Œ-ÆÀ¤-ÆÀvcc3v32regulator-fixed}vcc3v3Œ2Z ¤2Z øþvcc5v02regulator-fixed}vcc5v0ŒLK@¤LK@ø(þ(leds 2gpio-ledsstatus£chip:white:status ©A¯on #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusi2c0i2c2serial0serial1device_typeregclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levelcpu-supplylinux,phandle#clock-cellsclock-frequencyclock-output-namesclock-divclock-multassigned-clocksassigned-clock-parentsclock-indices#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0vmmc-supplybus-widthnon-removableinterrupt-namesphysphy-namesextconallwinner,sramdr_mode#phy-cellsreg-namesresetsreset-namesusb0_id_det-gpiousb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthx-powers,dcdc-freqregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onremote-endpoint#pwm-cellsassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisallwinner,pipelinesregulator-boot-onenable-active-highvin-supplylabelgpiosdefault-state