Ð þí¬,8¡( , Èµgoogle,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniechosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelmemoryºmemoryÆ€arm-pmuarm,cortex-a12-pmu0Ê—˜™šÕcpusèrockchip,rk3066-smpöcpu@500ºcpuarm,cortex-a12Æh w@\À@™p‰@Ö @Л@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » KÀ » ì0 » *œ@8?KQcpu@501ºcpuarm,cortex-a12ÆKQcpu@502ºcpuarm,cortex-a12ÆKQcpu@503ºcpuarm,cortex-a12ÆKQamba simple-busYdma-controller@ff250000arm,pl330arm,primecellÆÿ%@Ê`k8 †apb_pclkKQdma-controller@ff600000arm,pl330arm,primecellÆÿ`@Ê`k8Á †apb_pclk ’disableddma-controller@ffb20000arm,pl330arm,primecellÆÿ²@Ê`k8Á †apb_pclkKWQWreserved-memoryYdma-unusable@fe000000Æþoscillator fixed-clock™n6©xin24m¼K Q timerarm,armv7-timerÉ0Ê   ™n6timer@ff810000rockchip,rk3288-timerÆÿ�  ÊH 8 a †timerpclkdisplay-subsystemrockchip,display-subsystemí dwmmc@ff0c0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÈDrv†biuciuciu-driveciu-sample Ê Æÿ @’okay->È P YZw�Ž›¨¶ ÂÏÚdefaultèdwmmc@ff0d0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÉEsw†biuciuciu-driveciu-sample Ê!Æÿ @’okay-òÿ wÚdefault è�Ž›¨¶Âdwmmc@ff0e0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÊFtx†biuciuciu-driveciu-sample Ê"Æÿ@ ’disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ËGuy†biuciuciu-driveciu-sample Ê#Æÿ@’okayYžÏ wÚdefault èsaradc@ff100000rockchip,saradcÆÿ Ê$.8I[†saradcapb_pclkW @saradc-apb ’disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8AR†spiclkapb_pclkL  Qtxrx Ê,Údefaultè !"Æÿ’okayec@0google,cros-ec-spiÆ[& ÊÚdefaultè#x-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelŠbq27500@55 ti,bq27500ÆUkeyboard-controllergoogle,cros-ec-keybœ¬ ¿@Ù};0DY1 d>"A#( C  \=@V B |)<?  · + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BS†spiclkapb_pclkL Qtxrx Ê-Údefaultè$%&'Æÿ ’disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CT†spiclkapb_pclkLQtxrx Ê.Údefaultè()*+Æÿ’okayæ flash@0jedec,spi-norxúð€Æi2c@ff140000rockchip,rk3288-i2cÆÿ Ê>†i2c8MÚdefaultè,’okay™€ù2dtpm@20infineon,slb9645ttÆ (i2c@ff150000rockchip,rk3288-i2cÆÿ Ê?†i2c8OÚdefaultè-’okay™€ù2,touchscreen@10elan,ekth3500Æ&.ÊÚdefaultè/0 @.L1Y1i2c@ff160000rockchip,rk3288-i2cÆÿ Ê@†i2c8PÚdefaultè2’okay™€ù2,ts3a227e@3b ti,ts3a227eÆ;&3ÊÚdefaultè4fK‰Q‰trackpad@15elan,ekth3000Æ& ÊÚdefaultè5q6|i2c@ff170000rockchip,rk3288-i2cÆÿ ÊA†i2c8QÚdefaultè7’okay™† ù,èKjQjserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê7Š”8MU†baudclkapb_pclkÚdefault è89:’okay¡M±Ülserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê8Š”8NV†baudclkapb_pclkÚdefaultè;’okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿi Ê9Š”8OW†baudclkapb_pclkÚdefaultè<’okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê:Š”8PX†baudclkapb_pclkÚdefaultè= ’disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê;Š”8QY†baudclkapb_pclkÚdefaultè> ’disabledthermal-zonesreserve_thermalÆè܈ê?cpu_thermalÆd܈ê?tripscpu_alert0úpÐÁpassiveK@Q@cpu_alert1ú$øÐÁpassiveKAQAcpu_critú_�Ð Ácriticalcooling-mapsmap0@ ÿÿÿÿmap1A ÿÿÿÿÿÿÿÿgpu_thermalÆd܈ê?tripsgpu_alert0úpÐÁpassiveKBQBgpu_critú_�Ð Ácriticalcooling-mapsmap0B ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÆÿ( Ê%8HZ†tsadcapb_pclkŸ @tsadc-apbÚinitdefaultsleepèC%D/C9Os’okayf}K?Q?ethernet@ff290000rockchip,rk3288-gmacÆÿ)ʘmacirqeth_wake_irq¨E88—fgc˜Ä]M†stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB @stmmaceth ’disabledusb@ff500000 generic-ehciÆÿP Ê8†usbhostµFºusb’okayÄusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿT Ê8ÆotgÚhostµG ºusb2-phy’okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿX Ê8Á†otgÚhostâô€€@@ µH ºusb2-phy’okay¡zHusb@ff5c0000 generic-ehciÆÿ\ Ê8Ćusbhost ’disabledi2c@ff650000rockchip,rk3288-i2cÆÿe Ê<†i2c8LÚdefaultèI’okay™€ù2dpmic@1brockchip,rk808Æ©xin32kwifibt_32kin&3ÊÚdefault èJKL3|¼T`lx„M�œ¨µ6ÂÏMÛMK~Q~regulatorsDCDC_REG1èvdd_arm÷  q°5 MqKQregulator-state-membDCDC_REG2èvdd_gpu÷  55ÐMqregulator-state-mem{“B@DCDC_REG3 èvcc135_ddr÷ regulator-state-mem{DCDC_REG4èvcc_18÷ w@5w@KQregulator-state-mem{“w@LDO_REG1 èvcc33_io÷ 2Z 52Z K6Q6regulator-state-mem{“2Z LDO_REG3èvdd_10÷ B@5B@regulator-state-mem{“B@LDO_REG7èvdd10_lcd_pwren_h÷ &% 5&% regulator-state-membSWITCH_REG1 èvcc33_lcd÷ KUQUregulator-state-membLDO_REG6 èvcc18_codec÷ w@5w@KVQVregulator-state-membLDO_REG4 èvccio_sdw@52Z KQregulator-state-membLDO_REG5 èvcc33_sd2Z 52Z K Q regulator-state-membLDO_REG8 èvcc33_ccd÷ 2Z 52Z regulator-state-mem{“2Z LDO_REG22Z 52Z  èvcc33_touchK1Q1regulator-state-membSWITCH_REG2 èvcc5v_touchregulator-state-membi2c@ff660000rockchip,rk3288-i2cÆÿf Ê=†i2c8NÚdefaultèN’okay™† ù2 max98090@10maxim,max98090Æ&Oʆmclk8qÚdefaultèPKˆQˆpwm@ff680000rockchip,rk3288-pwmÆÿh¯ÚdefaultèQ8^†pwm’okayK‹Q‹pwm@ff680010rockchip,rk3288-pwmÆÿh¯ÚdefaultèR8^†pwm’okaypwm@ff680020rockchip,rk3288-pwmÆÿh ¯ÚdefaultèS8^†pwm ’disabledpwm@ff680030rockchip,rk3288-pwmÆÿh0¯ÚdefaultèT8^†pwm ’disabledbus_intmem@ff700000 mmio-sramÆÿp€ Yÿp€smp-sram@0rockchip,rk3066-smp-sramÆsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÆÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÆÿsKQpower-controller!rockchip,rk3288-power-controllerº¡h KZQZpd_vio@9Æ È8ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11Æ 8Ïoppd_video@12Æ 8ÐÜpd_gpu@13Æ 8Àreboot-modesyscon-reboot-modeΔÕRBÃáRBÃïRBà ÿRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÆÿtclock-controller@ff760000rockchip,rk3288-cruÆÿv¨E¼ H¡ÑÝjÒÞk$±#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÆÿwKEQEedp-phyrockchip,rk3288-dp-phy8h†24m’okayKeQeio-domains"rockchip,rk3288-io-voltage-domain’okay#6-8F6V6dUp|V‰usbphyrockchip,rk3288-usb-phy’okayusb-phy@320Æ 8]†phyclk¼KHQHusb-phy@334Æ48^†phyclk¼KFQFusb-phy@348ÆH8_†phyclk¼KGQGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÆÿ€8p ÊO’okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÆÿ‹— †hclkmclk8ÐTLWQtx Ê6ÚdefaultèX¨E ’disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÆÿ‰ Ê5LWWQtxrx†i2s_hclki2s_clk8ÎRÚdefaultèY¨Ã’okayK‡Q‡cypto-controller@ff8a0000rockchip,rk3288-cryptoÆÿŠ@ Ê0 8ÇÍ}Á†aclkhclksclkapb_pclk® @crypto-rst’okayvop@ff930000rockchip,rk3288-vopÆÿ“œ Ê8žцaclk_vopdclk_vophclk_vopÝZ def @axiahbdclkë[’okayportK Q endpoint@0Æò\KkQkendpoint@1Æò]KgQgendpoint@2Æò^KcQciommu@ff930300rockchip,iommuÆÿ“ Ê ˜vopb_mmuÝZ  ’okayK[Q[vop@ff940000rockchip,rk3288-vopÆÿ”œ Ê8ƿ҆aclk_vopdclk_vophclk_vopÝZ °±² @axiahbdclkë_’okayportK Q endpoint@0Æò`KlQlendpoint@1ÆòaKhQhendpoint@2ÆòbKdQdiommu@ff940300rockchip,iommuÆÿ” Ê ˜vopl_mmuÝZ  ’okayK_Q_mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÆÿ–@ Ê8~d †refpclkÝZ ¨E ’disabledportsportendpoint@0ÆòcK^Q^endpoint@1ÆòdKbQbdp@ff970000rockchip,rk3288-dpÆÿ—@ Êb8ic†dppclkµeºdpo@dp¨E’okayÚdefaultèfportsport@0Æendpoint@0ÆògK]Q]endpoint@1ÆòhKaQaport@1ÆendpointÆòiK�Q�hdmi@ff980000rockchip,rk3288-dw-hdmiÆÿ˜”¨E Êg8hm †iahbisfrÝZ ’okay jportsportendpoint@0ÆòkK\Q\endpoint@1ÆòlK`Q`interrupt-controller@ffc01000 arm,gic-400  0 ÆÿÀÿÀ ÿÀ@ ÿÀ`  Ê KQefuse@ffb40000rockchip,rockchip-efuseÆÿ´ 8q †pclk_efusecpu_leakage@17Æpinctrlrockchip,rk3288-pinctrl¨EöYÚdefaultsleepèmn%mogpio0@ff750000rockchip,gpio-bankÆÿu ÊQ8@ A Q  0K3Q3gpio1@ff780000rockchip,gpio-bankÆÿx ÊR8A A Q  0gpio2@ff790000rockchip,gpio-bankÆÿy ÊS8B A Q  0K.Q.gpio3@ff7a0000rockchip,gpio-bankÆÿz ÊT8C A Q  0gpio4@ff7b0000rockchip,gpio-bankÆÿ{ ÊU8D A Q  0K�Q�gpio5@ff7c0000rockchip,gpio-bankÆÿ| ÊV8E A Q  0K{Q{gpio6@ff7d0000rockchip,gpio-bankÆÿ} ÊW8F A Q  0KOQOgpio7@ff7e0000rockchip,gpio-bankÆÿ~ ÊX8G A Q  0K Q gpio8@ff7f0000rockchip,gpio-bankÆÿ ÊY8H A Q  0hdmihdmi-ddc ]ppvcc50-hdmi-en ]pK„Q„pcfg-pull-up kKqQqpcfg-pull-down xKrQrpcfg-pull-none ‡KpQppcfg-pull-none-12ma ‡ ” KtQtsleepglobal-pwroff ]pKmQmddrio-pwroff ]pddr0-retention ]qddr1-retention ]qedpedp-hpd ] rKfQfi2c0i2c0-xfer ]ppKIQIi2c1i2c1-xfer ]ppK,Q,i2c2i2c2-xfer ] p pKNQNi2c3i2c3-xfer ]ppK-Q-i2c4i2c4-xfer ]ppK2Q2i2c5i2c5-xfer ]ppK7Q7i2s0i2s0-bus` ]ppppppKYQYsdmmcsdmmc-clk ]sKQsdmmc-cmd ]sKQsdmmc-cd ]qsdmmc-bus1 ]qsdmmc-bus4@ ]ssssKQsdmmc-cd-disabled ]pKQsdmmc-cd-gpio ]pKQsdio0sdio0-bus1 ]qsdio0-bus4@ ]ssssKQsdio0-cmd ]sKQsdio0-clk ]sKQsdio0-cd ]qsdio0-wp ]qsdio0-pwr ]qsdio0-bkpwr ]qsdio0-int ]qwifienable-h ]pK€Q€bt-enable-l ]pKQsdio1sdio1-bus1 ]qsdio1-bus4@ ]qqqqsdio1-cd ]qsdio1-wp ]qsdio1-bkpwr ]qsdio1-int ]qsdio1-cmd ]qsdio1-clk ]psdio1-pwr ] qemmcemmc-clk ]sKQemmc-cmd ]sKQemmc-pwr ] qemmc-bus1 ]qemmc-bus4@ ]qqqqemmc-bus8€ ]ssssssssKQemmc-reset ] pK}Q}spi0spi0-clk ] qKQspi0-cs0 ] qK"Q"spi0-tx ]qK Q spi0-rx ]qK!Q!spi0-cs1 ]qspi1spi1-clk ] qK$Q$spi1-cs0 ] qK'Q'spi1-rx ]qK&Q&spi1-tx ]qK%Q%spi2spi2-cs1 ]qspi2-clk ]qK(Q(spi2-cs0 ]qK+Q+spi2-rx ]qK*Q*spi2-tx ] qK)Q)uart0uart0-xfer ]qpK8Q8uart0-cts ]qK9Q9uart0-rts ]pK:Q:uart1uart1-xfer ]q pK;Q;uart1-cts ] quart1-rts ] puart2uart2-xfer ]qpK<Q<uart3uart3-xfer ]qpK=Q=uart3-cts ] quart3-rts ] puart4uart4-xfer ] q pK>Q>uart4-cts ]quart4-rts ]ptsadcotp-gpio ] pKCQCotp-out ] pKDQDpwm0pwm0-pin ]pKQQQpwm1pwm1-pin ]pKRQRpwm2pwm2-pin ]pKSQSpwm3pwm3-pin ]pKTQTgmacrgmii-pinsð ]ppppttttppp ttpprmii-pins  ]ppppppppppspdifspdif-tx ] pKXQXpcfg-pull-none-drv-8ma ‡ ”KsQspcfg-pull-up-drv-8ma k ”pcfg-output-high £KvQvpcfg-output-low ¯KuQubuttonspwr-key-l ]qKwQwap-lid-int-l ]qKxQxvolum-down-l ] qKyQyvolum-up-l ] qKzQzpmicpmic-int-l ]qKJQJdvs-1 ] rKKQKdvs-2 ]rKLQLrebootap-warm-reset-h ] pK|Q|recovery-switchrec-mode-l ] qtpmtpm-int-h ]pwrite-protectfw-wp-ap ]pcodechp-det ]qK†Q†int-codec ]rKPQPmic-det ] qK…Q…headsetts3a227e-int-l ]qK4Q4backlightbl-en ]pKŠQŠbl_pwr_en ] pK“Q“chargerac-present-ap ]qK�Q�cros-ecec-int ]pK#Q#suspendsuspend-l-wake ]uKnQnsuspend-l-sleep ]vKoQotrackpadtrackpad-int ]qK5Q5usb-hosthost1-pwr-en ] pK‘Q‘usbotg-pwren-h ] pK’Q’buck-5vdrv-5v ]pKƒQƒlcdlcd-en ]pK”Q”avdd-1v8-disp-en ] pK•Q•prochotgpio-prochot ]ptouchscreentouch-int ]pK/Q/touch-rst ]pK0Q0gpio-keys gpio-keysÚdefaultèwxyzpower ºPower S3 Àt Ëd|lid ºLid S3| À Ý Ëvolum_down ºVolum_down S{  Àr Ëdvolum_up ºVolum_up S{  Às Ëdgpio-restart gpio-restart S3 Údefaultè| îÈemmc-pwrseqmmc-pwrseq-emmcè}Údefault @. KQsdio-pwrseqmmc-pwrseq-simple8~ †ext_clockÚdefaultè€ @�KQvcc-5vregulator-fixedèvcc_5v÷ LK@5LK@ ÷‚   ÚdefaultèƒKMQMvcc33-sysregulator-fixed èvcc33_sys÷ 2Z 52Z  ÷‚KQvcc50-hdmiregulator-fixed èvcc50_hdmi÷  ÷M  {Údefaultè„sound!rockchip,rockchip-audio-max98090Údefaultè…† VEYRON-I2S )‡ Aˆ VO lO  ƒ‰backlightpwm-backlightø š  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ ¬€ Å  ÒÚdefaultèŠ å‹B@ ê' ÷ŒK�Q�gpio-charger gpio-charger mains S3Údefaultè�panelauo,b101ean01simple-panel’okay ÷Ž �portsportendpointò�KiQivccsysregulator-fixedèvccsys ÷K‚Q‚vcc5-host1-regulatorregulator-fixed  3 Údefaultè‘ èvcc5_host1÷ vcc5v-otg-regulatorregulator-fixed  3 Údefaultè’ èvcc5_host2÷ backlight-regulatorregulator-fixed  . Údefaultè“èbacklight_regulator ÷ :˜KŒQŒpanel-regulatorregulator-fixed   Údefaultè”èpanel_regulator †  ÷KŽQŽvcc18-lcdregulator-fixed  . Údefaultè• èvcc18_lcd÷  ÷ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removable#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us