Ð þí¨Ä8�p( T�8£google,veyron-jaq-rev5google,veyron-jaq-rev4google,veyron-jaq-rev3google,veyron-jaq-rev2google,veyron-jaq-rev1google,veyron-jaqgoogle,veyronrockchip,rk3288& 7Google Jaqchosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelmemoryºmemoryÆ€arm-pmuarm,cortex-a12-pmu0Ê—˜™šÕcpusèrockchip,rk3066-smpöcpu@500ºcpuarm,cortex-a12Æh w@\À@™p‰@Ö @Л@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » KÀ » ì0 » *œ@8?KQcpu@501ºcpuarm,cortex-a12ÆKQcpu@502ºcpuarm,cortex-a12ÆKQcpu@503ºcpuarm,cortex-a12ÆKQamba simple-busYdma-controller@ff250000arm,pl330arm,primecellÆÿ%@Ê`k8 †apb_pclkKQdma-controller@ff600000arm,pl330arm,primecellÆÿ`@Ê`k8Á †apb_pclk ’disableddma-controller@ffb20000arm,pl330arm,primecellÆÿ²@Ê`k8Á †apb_pclkKSQSreserved-memoryYdma-unusable@fe000000Æþoscillator fixed-clock™n6©xin24m¼K Q timerarm,armv7-timerÉ0Ê   ™n6timer@ff810000rockchip,rk3288-timerÆÿ�  ÊH 8 a †timerpclkdisplay-subsystemrockchip,display-subsystemí dwmmc@ff0c0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÈDrv†biuciuciu-driveciu-sample Ê Æÿ @’okay->È P YZw�Ž›¨¶ ÂÏÚdefaultèdwmmc@ff0d0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÉEsw†biuciuciu-driveciu-sample Ê!Æÿ @’okay-òÿ wÚdefault è�Ž›¨¶Âdwmmc@ff0e0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÊFtx†biuciuciu-driveciu-sample Ê"Æÿ@ ’disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ËGuy†biuciuciu-driveciu-sample Ê#Æÿ@’okayYžÏ. wÚdefault èsaradc@ff100000rockchip,saradcÆÿ Ê$=8I[†saradcapb_pclkW Osaradc-apb ’disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8AR†spiclkapb_pclk[  `txrx Ê,Údefaultè !"Æÿ’okayec@0google,cros-ec-spiÆj& ÊÚdefaultè#‡-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel™sbs-battery@bsbs,sbs-batteryÆ «¿keyboard-controllergoogle,cros-ec-keybÔä ÷@};0DY1 d>"A#( C  \=@V B |)<?  · + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BS†spiclkapb_pclk[ `txrx Ê-Údefaultè$%&'Æÿ ’disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CT†spiclkapb_pclk[`txrx Ê.Údefaultè()*+Æÿ’okay flash@0jedec,spi-nor‡úð€Æi2c@ff140000rockchip,rk3288-i2cÆÿ Ê>†i2c8MÚdefaultè,’okay™€12Idtpm@20infineon,slb9645ttÆ `i2c@ff150000rockchip,rk3288-i2cÆÿ Ê?†i2c8OÚdefaultè- ’disabledi2c@ff160000rockchip,rk3288-i2cÆÿ Ê@†i2c8PÚdefaultè.’okay™€12I,ts3a227e@3b ti,ts3a227eÆ;&/ÊÚdefaultè0xK„Q„trackpad@15elan,ekth3000Æ& ÊÚdefaultè1ƒ2Ži2c@ff170000rockchip,rk3288-i2cÆÿ ÊA†i2c8QÚdefaultè3’okay™† 1,IèKfQfserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê7œ¦8MU†baudclkapb_pclkÚdefault è456’okay³MÃÜlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê8œ¦8NV†baudclkapb_pclkÚdefaultè7’okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿi Ê9œ¦8OW†baudclkapb_pclkÚdefaultè8’okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê:œ¦8PX†baudclkapb_pclkÚdefaultè9 ’disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê;œ¦8QY†baudclkapb_pclkÚdefaultè: ’disabledthermal-zonesreserve_thermalØèîˆü;cpu_thermalØdîˆü;tripscpu_alert0 pÐÁpassiveK<Q<cpu_alert1 $øÐÁpassiveK=Q=cpu_crit _�Ð Ácriticalcooling-mapsmap0#< (ÿÿÿÿmap1#= (ÿÿÿÿÿÿÿÿgpu_thermalØdîˆü;tripsgpu_alert0 pÐÁpassiveK>Q>gpu_crit _�Ð Ácriticalcooling-mapsmap0#> (ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÆÿ( Ê%8HZ†tsadcapb_pclkŸ Otsadc-apbÚinitdefaultsleepè?7@A?Kas’okayx�K;Q;ethernet@ff290000rockchip,rk3288-gmacÆÿ)ʪmacirqeth_wake_irqºA88—fgc˜Ä]M†stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB Ostmmaceth ’disabledusb@ff500000 generic-ehciÆÿP Ê8†usbhostÇBÌusb’okayÖusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿT Ê8ÆotgìhostÇC Ìusb2-phy’okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿX Ê8Á†otgìhostô€€@@ $ÇD Ìusb2-phy’okay³z.Dusb@ff5c0000 generic-ehciÆÿ\ Ê8Ćusbhost ’disabledi2c@ff650000rockchip,rk3288-i2cÆÿe Ê<†i2c8LÚdefaultèE’okay™€12Idpmic@1brockchip,rk808Æ©xin32kwifibt_32kin&/ÊÚdefault èFGHE޼fr~Š–I¢®ºÇ2ÔáIíIú KxQxregulatorsDCDC_REG1vdd_arm'9 q°Q iqKQregulator-state-mem~DCDC_REG2vdd_gpu'9 5QÐiqregulator-state-mem—¯B@DCDC_REG3 vcc135_ddr'regulator-state-mem—DCDC_REG4vcc_18'9w@Qw@KQregulator-state-mem—¯w@LDO_REG1 vcc33_io'92Z Q2Z K2Q2regulator-state-mem—¯2Z LDO_REG3vdd_10'9B@QB@regulator-state-mem—¯B@LDO_REG7vdd10_lcd_pwren_h'9&% Q&% regulator-state-mem~SWITCH_REG1 vcc33_lcd'KQQQregulator-state-mem~LDO_REG6 vcc18_codec'9w@Qw@KRQRregulator-state-mem~LDO_REG4 vccio_sd9w@Q2Z KQregulator-state-mem~LDO_REG5 vcc33_sd92Z Q2Z K Q regulator-state-mem~LDO_REG8 vcc33_ccd'92Z Q2Z regulator-state-mem—¯2Z LDO_REG2mic_vcc'9w@Qw@regulator-state-mem~i2c@ff660000rockchip,rk3288-i2cÆÿf Ê=†i2c8NÚdefaultèJ’okay™† 12I max98090@10maxim,max98090Æ&Kʆmclk8qÚdefaultèLKƒQƒpwm@ff680000rockchip,rk3288-pwmÆÿhËÚdefaultèM8^†pwm’okayK†Q†pwm@ff680010rockchip,rk3288-pwmÆÿhËÚdefaultèN8^†pwm’okaypwm@ff680020rockchip,rk3288-pwmÆÿh ËÚdefaultèO8^†pwm ’disabledpwm@ff680030rockchip,rk3288-pwmÆÿh0ËÚdefaultèP8^†pwm ’disabledbus_intmem@ff700000 mmio-sramÆÿp€ Yÿp€smp-sram@0rockchip,rk3066-smp-sramÆsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÆÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÆÿsKQpower-controller!rockchip,rk3288-power-controllerÖ³h. KVQVpd_vio@9Æ È8ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11Æ 8Ïoppd_video@12Æ 8ÐÜpd_gpu@13Æ 8Àreboot-modesyscon-reboot-modeê”ñRBÃýRBà RBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÆÿtclock-controller@ff760000rockchip,rk3288-cruÆÿvºA¼'H³ÑÝjÒÞk$Ã#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÆÿwKAQAedp-phyrockchip,rk3288-dp-phy8h†24m4’okayKaQaio-domains"rockchip,rk3288-io-voltage-domain’okay?2ITb2r2€QŒ˜R¥usbphyrockchip,rk3288-usb-phy’okayusb-phy@3204Æ 8]†phyclk¼KDQDusb-phy@3344Æ48^†phyclk¼KBQBusb-phy@3484ÆH8_†phyclk¼KCQCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÆÿ€8p ÊO’okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÆÿ‹³ †hclkmclk8ÐT[S`tx Ê6ÚdefaultèTºA ’disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÆÿ‰ Ê5[SS`txrx†i2s_hclki2s_clk8ÎRÚdefaultèUÄß’okayK‚Q‚cypto-controller@ff8a0000rockchip,rk3288-cryptoÆÿŠ@ Ê0 8ÇÍ}Á†aclkhclksclkapb_pclk® Ocrypto-rst’okayvop@ff930000rockchip,rk3288-vopÆÿ“œ Ê8žцaclk_vopdclk_vophclk_vopùV def Oaxiahbdclk W’okayportK Q endpoint@0Æ XKgQgendpoint@1Æ YKcQcendpoint@2Æ ZK_Q_iommu@ff930300rockchip,iommuÆÿ“ Ê ªvopb_mmuùV  ’okayKWQWvop@ff940000rockchip,rk3288-vopÆÿ”œ Ê8ƿ҆aclk_vopdclk_vophclk_vopùV °±² Oaxiahbdclk [’okayportK Q endpoint@0Æ \KhQhendpoint@1Æ ]KdQdendpoint@2Æ ^K`Q`iommu@ff940300rockchip,iommuÆÿ” Ê ªvopl_mmuùV  ’okayK[Q[mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÆÿ–@ Ê8~d †refpclkùV ºA ’disabledportsportendpoint@0Æ _KZQZendpoint@1Æ `K^Q^dp@ff970000rockchip,rk3288-dpÆÿ—@ Êb8ic†dppclkÇaÌdpoOdpºA’okayÚdefaultèbportsport@0Æendpoint@0Æ cKYQYendpoint@1Æ dK]Q]port@1ÆendpointÆ eK‹Q‹hdmi@ff980000rockchip,rk3288-dw-hdmiÆÿ˜¦ºA Êg8hm †iahbisfrùV ’okay +fportsportendpoint@0Æ gKXQXendpoint@1Æ hK\Q\interrupt-controller@ffc01000 arm,gic-400 7 L ÆÿÀÿÀ ÿÀ@ ÿÀ`  Ê KQefuse@ffb40000rockchip,rockchip-efuseÆÿ´ 8q †pclk_efusecpu_leakage@17Æpinctrlrockchip,rk3288-pinctrlºAöYÚdefaultsleepèij7ikgpio0@ff750000rockchip,gpio-bankÆÿu ÊQ8@ ] m 7 LK/Q/gpio1@ff780000rockchip,gpio-bankÆÿx ÊR8A ] m 7 Lgpio2@ff790000rockchip,gpio-bankÆÿy ÊS8B ] m 7 LKwQwgpio3@ff7a0000rockchip,gpio-bankÆÿz ÊT8C ] m 7 Lgpio4@ff7b0000rockchip,gpio-bankÆÿ{ ÊU8D ] m 7 LK{Q{gpio5@ff7c0000rockchip,gpio-bankÆÿ| ÊV8E ] m 7 LK~Q~gpio6@ff7d0000rockchip,gpio-bankÆÿ} ÊW8F ] m 7 LKKQKgpio7@ff7e0000rockchip,gpio-bankÆÿ~ ÊX8G ] m 7 LK Q gpio8@ff7f0000rockchip,gpio-bankÆÿ ÊY8H ] m 7 Lhdmihdmi-ddc yllvcc50-hdmi-en ylKQpcfg-pull-up ‡KmQmpcfg-pull-down ”KnQnpcfg-pull-none £KlQlpcfg-pull-none-12ma £ ° KpQpsleepglobal-pwroff ylKiQiddrio-pwroff ylddr0-retention ymddr1-retention ymedpedp-hpd y nKbQbi2c0i2c0-xfer yllKEQEi2c1i2c1-xfer yllK,Q,i2c2i2c2-xfer y l lKJQJi2c3i2c3-xfer yllK-Q-i2c4i2c4-xfer yllK.Q.i2c5i2c5-xfer yllK3Q3i2s0i2s0-bus` yllllllKUQUsdmmcsdmmc-clk yoKQsdmmc-cmd yoKQsdmmc-cd ymsdmmc-bus1 ymsdmmc-bus4@ yooooKQsdmmc-cd-disabled ylKQsdmmc-cd-gpio ylKQsdio0sdio0-bus1 ymsdio0-bus4@ yooooKQsdio0-cmd yoKQsdio0-clk yoKQsdio0-cd ymsdio0-wp ymsdio0-pwr ymsdio0-bkpwr ymsdio0-int ymwifienable-h ylKzQzbt-enable-l ylKyQysdio1sdio1-bus1 ymsdio1-bus4@ ymmmmsdio1-cd ymsdio1-wp ymsdio1-bkpwr ymsdio1-int ymsdio1-cmd ymsdio1-clk ylsdio1-pwr y memmcemmc-clk yoKQemmc-cmd yoKQemmc-pwr y memmc-bus1 ymemmc-bus4@ ymmmmemmc-bus8€ yooooooooKQemmc-reset y lKvQvspi0spi0-clk y mKQspi0-cs0 y mK"Q"spi0-tx ymK Q spi0-rx ymK!Q!spi0-cs1 ymspi1spi1-clk y mK$Q$spi1-cs0 y mK'Q'spi1-rx ymK&Q&spi1-tx ymK%Q%spi2spi2-cs1 ymspi2-clk ymK(Q(spi2-cs0 ymK+Q+spi2-rx ymK*Q*spi2-tx y mK)Q)uart0uart0-xfer ymlK4Q4uart0-cts ymK5Q5uart0-rts ylK6Q6uart1uart1-xfer ym lK7Q7uart1-cts y muart1-rts y luart2uart2-xfer ymlK8Q8uart3uart3-xfer ymlK9Q9uart3-cts y muart3-rts y luart4uart4-xfer y m lK:Q:uart4-cts ymuart4-rts yltsadcotp-gpio y lK?Q?otp-out y lK@Q@pwm0pwm0-pin ylKMQMpwm1pwm1-pin ylKNQNpwm2pwm2-pin ylKOQOpwm3pwm3-pin ylKPQPgmacrgmii-pinsð yllllpppplll ppllrmii-pins  yllllllllllspdifspdif-tx y lKTQTpcfg-pull-none-drv-8ma £ °KoQopcfg-pull-up-drv-8ma ‡ °pcfg-output-high ¿KrQrpcfg-output-low ËKqQqbuttonspwr-key-l ymKsQsap-lid-int-l ymKtQtpmicpmic-int-l ymKFQFdvs-1 y nKGQGdvs-2 ynKHQHrebootap-warm-reset-h y lKuQurecovery-switchrec-mode-l y mtpmtpm-int-h ylwrite-protectfw-wp-ap ylcodechp-det ymK�Q�int-codec ynKLQLmic-det y mK€Q€headsetts3a227e-int-l ymK0Q0backlightbl-en ylK…Q…bl_pwr_en y lK�Q�chargerac-present-ap ymKˆQˆcros-ecec-int ylK#Q#suspendsuspend-l-wake yqKjQjsuspend-l-sleep yrKkQktrackpadtrackpad-int ymK1Q1usb-hosthost1-pwr-en y lKŒQŒusbotg-pwren-h y lK�Q�buck-5vdrv-5v ylK}Q}lcdlcd-en ylKŽQŽavdd-1v8-disp-en y lK�Q�gpio-keys gpio-keysÚdefaultèstpower ÖPower S/ Üt çdŽlid ÖLid S/Ž Ü ù çgpio-restart gpio-restart S/ Údefaultèu Èemmc-pwrseqmmc-pwrseq-emmcèvÚdefault w KQsdio-pwrseqmmc-pwrseq-simple8x †ext_clockÚdefaultèyz {KQvcc-5vregulator-fixedvcc_5v'9LK@QLK@ | * = Údefaultè}KIQIvcc33-sysregulator-fixed vcc33_sys'92Z Q2Z  |KQvcc50-hdmiregulator-fixed vcc50_hdmi' I * =~Údefaultèsound!rockchip,rockchip-audio-max98090Údefaultè€� BVEYRON-I2S Q‚ iƒ ~K ”K  «„backlightpwm-backlightä   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ Ô€ í  úÚdefaultè… †B@ ' ‡KŠQŠgpio-charger gpio-charger ,mains S/Údefaultèˆpanelinnolux,n116bgesimple-panel’okay ‰ 9Športsportendpoint ‹KeQevccsysregulator-fixedvccsys'K|Q|vcc5-host1-regulatorregulator-fixed * =/ ÚdefaultèŒ vcc5_host1'vcc5v-otg-regulatorregulator-fixed * =/ Údefaultè� vcc5_host2'panel-regulatorregulator-fixed * = ÚdefaultèŽpanel_regulator C†  K‰Q‰vcc18-lcdregulator-fixed * =w Údefaultè� vcc18_lcd' backlight-regulatorregulator-fixed * =w Údefaultè�backlight_regulator  C:˜K‡Q‡ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityreset-gpiosvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us