Ð þíˆö8Ì( *”Kgoogle,veyron-brain-rev0google,veyron-braingoogle,veyronrockchip,rk3288& 7Google Brainchosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000memory´memoryÀ€arm-pmuarm,cortex-a12-pmu0Ä—˜™šÏcpusârockchip,rk3066-smpðcpu@500´cpuarm,cortex-a12Àýhw@\À@™p‰@Ö @Л@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » KÀ » ì0 » $œ@29EKcpu@501´cpuarm,cortex-a12ÀýEKcpu@502´cpuarm,cortex-a12ÀýEKcpu@503´cpuarm,cortex-a12ÀýEKamba simple-busSdma-controller@ff250000arm,pl330arm,primecellÀÿ%@ÄZe2 €apb_pclkEKdma-controller@ff600000arm,pl330arm,primecellÀÿ`@ÄZe2Á €apb_pclk Œdisableddma-controller@ffb20000arm,pl330arm,primecellÀÿ²@ÄZe2Á €apb_pclkEEKEreserved-memorySdma-unusable@fe000000Àþoscillator fixed-clock“n6£xin24m¶E K timerarm,armv7-timerÃ0Ä   “n6timer@ff810000rockchip,rk3288-timerÀÿ�  ÄH 2 a €timerpclkdisplay-subsystemrockchip,display-subsystemç dwmmc@ff0c0000rockchip,rk3288-dw-mshcí€ðÑ€ 2ÈDrv€biuciuciu-driveciu-sample Ä Àÿ @ Œdisableddwmmc@ff0d0000rockchip,rk3288-dw-mshcí€ðÑ€ 2ÉEsw€biuciuciu-driveciu-sample Ä!Àÿ @Œokay &3I Tbldefault z „‘ž«¹Ådwmmc@ff0e0000rockchip,rk3288-dw-mshcí€ðÑ€ 2ÊFtx€biuciuciu-driveciu-sample Ä"Àÿ@ Œdisableddwmmc@ff0f0000rockchip,rk3288-dw-mshcí€ðÑ€ 2ËGuy€biuciuciu-driveciu-sample Ä#Àÿ@Œokay Òäž ITbldefault zsaradc@ff100000rockchip,saradcÀÿ Ä$2I[€saradcapb_pclkýW .saradc-apb Œdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi2AR€spiclkapb_pclk:  ?txrx Ä,ldefaultzÀÿ Œdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi2BS€spiclkapb_pclk: ?txrx Ä-ldefaultzÀÿ Œdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi2CT€spiclkapb_pclk:?txrx Ä.ldefaultz !"ÀÿŒokayI flash@0jedec,spi-nor\úð€Ài2c@ff140000rockchip,rk3288-i2cÀÿ Ä>€i2c2Mldefaultz#Œokay“€n2†dtpm@20infineon,slb9645ttÀ �i2c@ff150000rockchip,rk3288-i2cÀÿ Ä?€i2c2Oldefaultz$ Œdisabledi2c@ff160000rockchip,rk3288-i2cÀÿ Ä@€i2c2Pldefaultz%Œokay“€n2†,i2c@ff170000rockchip,rk3288-i2cÀÿ ÄA€i2c2Qldefaultz&Œokay“† n,†èEVKVserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÀÿ Ä7µ¿2MU€baudclkapb_pclkldefault z'()ŒokayÌMÜÜlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÀÿ Ä8µ¿2NV€baudclkapb_pclkldefaultz*Œokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÀÿi Ä9µ¿2OW€baudclkapb_pclkldefaultz+Œokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÀÿ Ä:µ¿2PX€baudclkapb_pclkldefaultz, Œdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÀÿ Ä;µ¿2QY€baudclkapb_pclkldefaultz- Œdisabledthermal-zonesreserve_thermalñèˆ.cpu_thermalñdˆ.tripscpu_alert0%p1лpassiveE/K/cpu_alert1%$ø1лpassiveE0K0cpu_crit%_�1Ð »criticalcooling-mapsmap0</ Aÿÿÿÿmap1<0 Aÿÿÿÿÿÿÿÿgpu_thermalñdˆ.tripsgpu_alert0%p1лpassiveE1K1gpu_crit%_�1Ð »criticalcooling-mapsmap0<1 Aÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÀÿ( Ä%2HZ€tsadcapb_pclkýŸ .tsadc-apblinitdefaultsleepz2P3Z2dzsŒokay‘¨E.K.ethernet@ff290000rockchip,rk3288-gmacÀÿ)ÄÃmacirqeth_wake_irqÓ482—fgc˜Ä]M€stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB .stmmaceth Œdisabledusb@ff500000 generic-ehciÀÿP Ä2€usbhostà5åusbŒokayïusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÀÿT Ä2Àotghostà6 åusb2-phyŒokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÀÿX Ä2Á€otghost .€€@@ =à7 åusb2-phyŒokayÌzG7usb@ff5c0000 generic-ehciÀÿ\ Ä2Ä€usbhost Œdisabledi2c@ff650000rockchip,rk3288-i2cÀÿe Ä<€i2c2Lldefaultz8Œokay“€n2†dpmic@1brockchip,rk808À£xin32kwifibt_32kin&9Äldefault z:;<^¶�™¥±½ÉÕâ=ï> >EcKcregulatorsDCDC_REG1ùvdd_arm. q°F ^qEKregulator-state-memsDCDC_REG2ùvdd_gpu. 5FÐ^qregulator-state-memŒ¤B@DCDC_REG3 ùvcc135_ddrregulator-state-memŒDCDC_REG4ùvcc_18.w@Fw@EKregulator-state-memŒ¤w@LDO_REG3ùvdd_10.B@FB@regulator-state-memŒ¤B@LDO_REG7 ùvdd10_lcd.B@FB@Àregulator-state-memsSWITCH_REG1 ùvcc33_lcdEDKDregulator-state-memsSWITCH_REG2 ùvcc18_hdmiÀi2c@ff660000rockchip,rk3288-i2cÀÿf Ä=€i2c2Nldefaultz?Œokay“† n2† pwm@ff680000rockchip,rk3288-pwmÀÿhßldefaultz@2^€pwm Œdisabledpwm@ff680010rockchip,rk3288-pwmÀÿhßldefaultzA2^€pwmŒokaypwm@ff680020rockchip,rk3288-pwmÀÿh ßldefaultzB2^€pwm Œdisabledpwm@ff680030rockchip,rk3288-pwmÀÿh0ßldefaultzC2^€pwm Œdisabledbus_intmem@ff700000 mmio-sramÀÿp€ Sÿp€smp-sram@0rockchip,rk3066-smp-sramÀsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÀÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÀÿsEKpower-controller!rockchip,rk3288-power-controllerêÌhG EHKHpd_vio@9À È2ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11À 2Ïoppd_video@12À 2ÐÜpd_gpu@13À 2Àreboot-modesyscon-reboot-modeþ”RBÃRBÃRBà /RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÀÿtclock-controller@ff760000rockchip,rk3288-cruÀÿvÓ4¶;HÌÑÝjÒÞk$Ü#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀEKsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÀÿwE4K4edp-phyrockchip,rk3288-dp-phy2h€24mH ŒdisabledESKSio-domains"rockchip,rk3288-io-voltage-domainŒokayS=]hv=†=”D usbphyrockchip,rk3288-usb-phyŒokayusb-phy@320HÀ 2]€phyclk¶E7K7usb-phy@334HÀ42^€phyclk¶E5K5usb-phy@348HÀH2_€phyclk¶E6K6watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÀÿ€2p ÄOŒokaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÀÿ‹¬ €hclkmclk2ÐT:E?tx Ä6ldefaultzFÓ4 Œdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÀÿ‰ Ä5:EE?txrx€i2s_hclki2s_clk2ÎRldefaultzG½Ø Œdisabledcypto-controller@ff8a0000rockchip,rk3288-cryptoÀÿŠ@ Ä0 2ÇÍ}Á€aclkhclksclkapb_pclký® .crypto-rstŒokayvop@ff930000rockchip,rk3288-vopÀÿ“œ Ä2žрaclk_vopdclk_vophclk_vopòH ýdef .axiahbdclkIŒokayportE K endpoint@0ÀJEWKWendpoint@1ÀKETKTendpoint@2ÀLEQKQiommu@ff930300rockchip,iommuÀÿ“ Ä Ãvopb_mmuòH ŒokayEIKIvop@ff940000rockchip,rk3288-vopÀÿ”œ Ä2ƿҀaclk_vopdclk_vophclk_vopòH ý°±² .axiahbdclkM ŒdisabledportE K endpoint@0ÀNEXKXendpoint@1ÀOEUKUendpoint@2ÀPERKRiommu@ff940300rockchip,iommuÀÿ” Ä Ãvopl_mmuòH  ŒdisabledEMKMmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÀÿ–@ Ä2~d €refpclkòH Ó4 Œdisabledportsportendpoint@0ÀQELKLendpoint@1ÀREPKPdp@ff970000rockchip,rk3288-dpÀÿ—@ Äb2ic€dppclkàSådpýo.dpÓ4 Œdisabledportsport@0Àendpoint@0ÀTEKKKendpoint@1ÀUEOKOhdmi@ff980000rockchip,rk3288-dw-hdmiÀÿ˜¿Ó4 Äg2hm €iahbisfròH Œokay$Vportsportendpoint@0ÀWEJKJendpoint@1ÀXENKNinterrupt-controller@ffc01000 arm,gic-4000E ÀÿÀÿÀ ÿÀ@ ÿÀ`  Ä EKefuse@ffb40000rockchip,rockchip-efuseÀÿ´ 2q €pclk_efusecpu_leakage@17Àpinctrlrockchip,rk3288-pinctrlÓ4ðSldefaultsleepzYPYgpio0@ff750000rockchip,gpio-bankÀÿu ÄQ2@Vf0EE9K9gpio1@ff780000rockchip,gpio-bankÀÿx ÄR2AVf0Egpio2@ff790000rockchip,gpio-bankÀÿy ÄS2BVf0EEbKbgpio3@ff7a0000rockchip,gpio-bankÀÿz ÄT2CVf0Egpio4@ff7b0000rockchip,gpio-bankÀÿ{ ÄU2DVf0EEfKfgpio5@ff7c0000rockchip,gpio-bankÀÿ| ÄV2EVf0Egpio6@ff7d0000rockchip,gpio-bankÀÿ} ÄW2FVf0Egpio7@ff7e0000rockchip,gpio-bankÀÿ~ ÄX2GVf0EE>K>gpio8@ff7f0000rockchip,gpio-bankÀÿ ÄY2HVf0Ehdmihdmi-ddc rZZvcc50-hdmi-enrZEhKhpcfg-pull-up€E[K[pcfg-pull-down�E\K\pcfg-pull-noneœEZKZpcfg-pull-none-12maœ© E^K^sleepglobal-pwroffrZEYKYddrio-pwroffrZddr0-retentionr[ddr1-retentionr[edpedp-hpdr \i2c0i2c0-xfer rZZE8K8i2c1i2c1-xfer rZZE#K#i2c2i2c2-xfer r Z ZE?K?i2c3i2c3-xfer rZZE$K$i2c4i2c4-xfer rZZE%K%i2c5i2c5-xfer rZZE&K&i2s0i2s0-bus`rZZZZZZEGKGsdmmcsdmmc-clkrZsdmmc-cmdr[sdmmc-cdr[sdmmc-bus1r[sdmmc-bus4@r[[[[sdio0sdio0-bus1r[sdio0-bus4@r]]]]EKsdio0-cmdr]EKsdio0-clkr]E K sdio0-cdr[sdio0-wpr[sdio0-pwrr[sdio0-bkpwrr[sdio0-intr[wifienable-hrZEeKebt-enable-lrZEdKdsdio1sdio1-bus1r[sdio1-bus4@r[[[[sdio1-cdr[sdio1-wpr[sdio1-bkpwrr[sdio1-intr[sdio1-cmdr[sdio1-clkrZsdio1-pwrr [emmcemmc-clkr]EKemmc-cmdr]EKemmc-pwrr [emmc-bus1r[emmc-bus4@r[[[[emmc-bus8€r]]]]]]]]EKemmc-resetr ZEaKaspi0spi0-clkr [EKspi0-cs0r [EKspi0-txr[EKspi0-rxr[EKspi0-cs1r[spi1spi1-clkr [EKspi1-cs0r [EKspi1-rxr[EKspi1-txr[EKspi2spi2-cs1r[spi2-clkr[EKspi2-cs0r[E"K"spi2-rxr[E!K!spi2-txr [E K uart0uart0-xfer r[ZE'K'uart0-ctsr[E(K(uart0-rtsrZE)K)uart1uart1-xfer r[ ZE*K*uart1-ctsr [uart1-rtsr Zuart2uart2-xfer r[ZE+K+uart3uart3-xfer r[ZE,K,uart3-ctsr [uart3-rtsr Zuart4uart4-xfer r [ ZE-K-uart4-ctsr[uart4-rtsrZtsadcotp-gpior ZE2K2otp-outr ZE3K3pwm0pwm0-pinrZE@K@pwm1pwm1-pinrZEAKApwm2pwm2-pinrZEBKBpwm3pwm3-pinrZECKCgmacrgmii-pinsðrZZZZ^^^^ZZZ ^^ZZrmii-pins rZZZZZZZZZZspdifspdif-txr ZEFKFpcfg-pull-none-drv-8maœ©E]K]pcfg-pull-up-drv-8ma€©pcfg-output-high¸pcfg-output-lowÄbuttonspwr-key-lr[E_K_pmicpmic-int-lr[E:K:dvs-1r \E;K;dvs-2r\E<K<rebootap-warm-reset-hr ZE`K`recovery-switchrec-mode-lr [tpmtpm-int-hrZwrite-protectfw-wp-aprZusb-hostusb2-pwr-enr ZEiKigpio-keys gpio-keysldefaultz_powerÏPower ó9Õtàdgpio-restart gpio-restart ó9 ldefaultz`òÈemmc-pwrseqmmc-pwrseq-emmczaldefault ûb EKsdio-pwrseqmmc-pwrseq-simple2c €ext_clockldefaultzde ûfE K vcc-5vregulator-fixedùvcc_5v.LK@FLK@EgKgvcc33-sysregulator-fixed ùvcc33_sys.2Z F2Z  gEKvcc50-hdmiregulator-fixed ùvcc50_hdmi g  %>ldefaultzhvcc33_ioregulator-fixed ùvcc33_io E=K=vcc5-host2-regulatorregulator-fixed  %9 ldefaultzi ùvcc5_host2 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablenum-slotspinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpio