Ð þí„d8|(T{Ømqmaker,miqirockchip,rk3288& 7mqmaker MiQichosen=serial2:115200n8aliasesI/ethernet@ff290000S/i2c@ff650000X/i2c@ff140000]/i2c@ff660000b/i2c@ff150000g/i2c@ff160000l/i2c@ff170000q/dwmmc@ff0f0000w/dwmmc@ff0c0000}/dwmmc@ff0d0000ƒ/dwmmc@ff0e0000‰/serial@ff180000‘/serial@ff190000™/serial@ff690000¡/serial@ff1b0000©/serial@ff1c0000±/spi@ff110000¶/spi@ff120000»/spi@ff130000memoryÀmemoryÌ€arm-pmuarm,cortex-a12-pmu0З˜™šÛcpusîrockchip,rk3066-smpücpu@500Àcpuarm,cortex-a12Ì `‰@™p@Ö ›@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » ÂÀ » KÀ » ì0 » !0œ@>EQWcpu@501Àcpuarm,cortex-a12Ì QWcpu@502Àcpuarm,cortex-a12Ì QWcpu@503Àcpuarm,cortex-a12Ì QWamba simple-bus_dma-controller@ff250000arm,pl330arm,primecellÌÿ%@Ðfq> Œapb_pclkQWdma-controller@ff600000arm,pl330arm,primecellÌÿ`@Ðfq>Á Œapb_pclk ˜disableddma-controller@ffb20000arm,pl330arm,primecellÌÿ²@Ðfq>Á Œapb_pclkQJWJreserved-memory_dma-unusable@fe000000Ìþoscillator fixed-clockŸn6¯xin24mÂQ W timerarm,armv7-timerÏ0Ð   Ÿn6timer@ff810000rockchip,rk3288-timerÌÿ�  ÐH > a Œtimerpclkdisplay-subsystemrockchip,display-subsystemó dwmmc@ff0c0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÈDrvŒbiuciuciu-driveciu-sample  Ð Ìÿ @˜okay!3DÈVakdefaulty ƒ�dwmmc@ff0d0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÉEswŒbiuciuciu-driveciu-sample  Ð!Ìÿ @ ˜disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÊFtxŒbiuciuciu-driveciu-sample  Ð"Ìÿ@ ˜disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcù€ðÑ€ >ËGuyŒbiuciuciu-driveciu-sample  Ð#Ìÿ@˜okay!Vœakdefaultyƒ�saradc@ff100000rockchip,saradcÌÿ Ð$ª>I[Œsaradcapb_pclk W ¼saradc-apb˜okayÈspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi>ARŒspiclkapb_pclkÔ  Ùtxrx Ð,kdefaultyÌÿ ˜disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi>BSŒspiclkapb_pclkÔ Ùtxrx Ð-kdefaulty !Ìÿ ˜disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi>CTŒspiclkapb_pclkÔÙtxrx Ð.kdefaulty"#$%Ìÿ ˜disabledi2c@ff140000rockchip,rk3288-i2cÌÿ Ð>Œi2c>Mkdefaulty&˜okayi2c@ff150000rockchip,rk3288-i2cÌÿ Ð?Œi2c>Okdefaulty' ˜disabledi2c@ff160000rockchip,rk3288-i2cÌÿ Ð@Œi2c>Pkdefaulty(˜okayi2c@ff170000rockchip,rk3288-i2cÌÿ ÐAŒi2c>Qkdefaulty)˜okayQ[W[serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð7ãí>MUŒbaudclkapb_pclkkdefaulty* ˜disabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð8ãí>NVŒbaudclkapb_pclkkdefaulty+ ˜disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿi Ð9ãí>OWŒbaudclkapb_pclkkdefaulty,˜okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð:ãí>PXŒbaudclkapb_pclkkdefaulty-˜okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð;ãí>QYŒbaudclkapb_pclkkdefaulty. ˜disabledthermal-zonesreserve_thermalúèˆ/cpu_thermalúdˆ/tripscpu_alert0.p:ÐÇpassiveQ0W0cpu_alert1.$ø:ÐÇpassiveQ1W1cpu_crit._�:Ð Çcriticalcooling-mapsmap0E0 Jÿÿÿÿmap1E1 Jÿÿÿÿÿÿÿÿgpu_thermalúdˆ/tripsgpu_alert0.p:ÐÇpassiveQ2W2gpu_crit._�:Ð Çcriticalcooling-mapsmap0E2 Jÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÌÿ( Ð%>HZŒtsadcapb_pclk Ÿ ¼tsadc-apbkinitdefaultsleepy3Y4c3mƒs˜okayš±Q/W/ethernet@ff290000rockchip,rk3288-gmacÌÿ)ÐÌmacirqeth_wake_irqÜ58>—fgc˜Ä]MŒstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B ¼stmmaceth˜oké—ù6inputkdefaulty789:;(rgmii1 G'B@ \<l0uusb@ff500000 generic-ehciÌÿP Ð>ÂŒusbhost~=ƒusb ˜disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÌÿT Ð>ÃŒotg�host~> ƒusb2-phy˜okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÌÿX Ð>ÁŒotg �peripheral•§¶€€@@ Å~? ƒusb2-phy˜okayusb@ff5c0000 generic-ehciÌÿ\ Ð>ÄŒusbhost ˜disabledi2c@ff650000rockchip,rk3288-i2cÌÿe Ð<Œi2c>Lkdefaulty@˜okayŸ€syr827@40silergy,syr827ÏÌ@ìvdd_cpuû øP™p+?Q,m@‚AQWsyr828@41silergy,syr828ÏÌAìvdd_gpuû øP™p+‚Ahym8563@51haoyu,hym8563ÌQŸ€¯xin32kact8846@5aactive-semi,act8846ÌZkdefaultyB�¥A°A»AÆAÑAÝAéCregulatorsREG1ìvcc_ddr+REG2ìvcc_ioû2Z 2Z +QWREG3ìvdd_logûÈàÈà+REG4ìvcc_20û„€„€+QCWCREG5 ìvccio_sdû2Z 2Z +QWREG6 ìvdd10_lcdûB@B@+REG7ìvcca_18ûw@w@REG8ìvcca_33û2Z 2Z QIWIREG9ìvcc_lanû2Z 2Z Q;W;REG10ìvdd_10ûB@B@+REG11ìvcc_18ûw@w@+QWREG12 ìvcc18_lcdûw@w@+i2c@ff660000rockchip,rk3288-i2cÌÿf Ð=Œi2c>NkdefaultyD˜okaypwm@ff680000rockchip,rk3288-pwmÌÿhõkdefaultyE>^Œpwm ˜disabledpwm@ff680010rockchip,rk3288-pwmÌÿhõkdefaultyF>^Œpwm ˜disabledpwm@ff680020rockchip,rk3288-pwmÌÿh õkdefaultyG>^Œpwm ˜disabledpwm@ff680030rockchip,rk3288-pwmÌÿh0õkdefaultyH>^Œpwm ˜disabledbus_intmem@ff700000 mmio-sramÌÿp€ _ÿp€smp-sram@0rockchip,rk3066-smp-sramÌsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÌÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÌÿsQWpower-controller!rockchip,rk3288-power-controlleréhù QMWMpd_vio@9Ì È>ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11Ì >Ïoppd_video@12Ì >ÐÜpd_gpu@13Ì >Àreboot-modesyscon-reboot-mode”RBÃ'RBÃ5RBà ERBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÌÿtclock-controller@ff760000rockchip,rk3288-cruÌÿvÜ5ÂQHéÑÝjÒÞk$^#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀQWsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÌÿwQ5W5edp-phyrockchip,rk3288-dp-phy>hŒ24ms ˜disabledQXWXio-domains"rockchip,rk3288-io-voltage-domain˜okay~I‹™;§µÅÑßusbphyrockchip,rk3288-usb-phy˜okayusb-phy@320sÌ >]ŒphyclkÂQ?W?usb-phy@334sÌ4>^ŒphyclkÂQ=W=usb-phy@348sÌH>_ŒphyclkÂQ>W>watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÌÿ€>p ÐO˜okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÌÿ‹ë Œhclkmclk>ÐTÔJÙtx Ð6kdefaultyKÜ5 ˜disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÌÿ‰ Ð5ÔJJÙtxrxŒi2s_hclki2s_clk>ÎRkdefaultyLü ˜disabledcypto-controller@ff8a0000rockchip,rk3288-cryptoÌÿŠ@ Ð0 >ÇÍ}ÁŒaclkhclksclkapb_pclk ® ¼crypto-rst˜okayvop@ff930000rockchip,rk3288-vopÌÿ“œ Ð>žьaclk_vopdclk_vophclk_vop1M  def ¼axiahbdclk?N˜okayportQ W endpoint@0ÌFOQ\W\endpoint@1ÌFPQYWYendpoint@2ÌFQQVWViommu@ff930300rockchip,iommuÌÿ“ Ð Ìvopb_mmu1M V˜okayQNWNvop@ff940000rockchip,rk3288-vopÌÿ”œ Ð>ƿҌaclk_vopdclk_vophclk_vop1M  °±² ¼axiahbdclk?R˜okayportQ W endpoint@0ÌFSQ]W]endpoint@1ÌFTQZWZendpoint@2ÌFUQWWWiommu@ff940300rockchip,iommuÌÿ” Ð Ìvopl_mmu1M V˜okayQRWRmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÌÿ–@ Ð>~d Œrefpclk1M Ü5 ˜disabledportsportendpoint@0ÌFVQQWQendpoint@1ÌFWQUWUdp@ff970000rockchip,rk3288-dpÌÿ—@ Ðb>icŒdppclk~Xƒdp o¼dpÜ5 ˜disabledportsport@0Ìendpoint@0ÌFYQPWPendpoint@1ÌFZQTWThdmi@ff980000rockchip,rk3288-dw-hdmiÌÿ˜íÜ5 Ðg>hm Œiahbisfr1M ˜okayc[portsportendpoint@0ÌF\QOWOendpoint@1ÌF]QSWSinterrupt-controller@ffc01000 arm,gic-400o„ ÌÿÀÿÀ ÿÀ@ ÿÀ`  Ð QWefuse@ffb40000rockchip,rockchip-efuseÌÿ´ >q Œpclk_efusecpu_leakage@17Ìpinctrlrockchip,rk3288-pinctrlÜ5ü_gpio0@ff750000rockchip,gpio-bankÌÿu ÐQ>@•¥o„QgWggpio1@ff780000rockchip,gpio-bankÌÿx ÐR>A•¥o„gpio2@ff790000rockchip,gpio-bankÌÿy ÐS>B•¥o„gpio3@ff7a0000rockchip,gpio-bankÌÿz ÐT>C•¥o„gpio4@ff7b0000rockchip,gpio-bankÌÿ{ ÐU>D•¥o„Q<W<gpio5@ff7c0000rockchip,gpio-bankÌÿ| ÐV>E•¥o„gpio6@ff7d0000rockchip,gpio-bankÌÿ} ÐW>F•¥o„gpio7@ff7e0000rockchip,gpio-bankÌÿ~ ÐX>G•¥o„QeWegpio8@ff7f0000rockchip,gpio-bankÌÿ ÐY>H•¥o„hdmihdmi-ddc ±^^pcfg-pull-up¿Q_W_pcfg-pull-downÌQ`W`pcfg-pull-noneÛQ^W^pcfg-pull-none-12maÛè QaWasleepglobal-pwroff±^ddrio-pwroff±^ddr0-retention±_ddr1-retention±_edpedp-hpd± `i2c0i2c0-xfer ±^^Q@W@i2c1i2c1-xfer ±^^Q&W&i2c2i2c2-xfer ± ^ ^QDWDi2c3i2c3-xfer ±^^Q'W'i2c4i2c4-xfer ±^^Q(W(i2c5i2c5-xfer ±^^Q)W)i2s0i2s0-bus`±^^^^^^QLWLsdmmcsdmmc-clk±aQ W sdmmc-cmd±bQ W sdmmc-cd±_QWsdmmc-bus1±_sdmmc-bus4@±bbbbQWsdmmc-pwr± ^QiWisdio0sdio0-bus1±_sdio0-bus4@±____sdio0-cmd±_sdio0-clk±^sdio0-cd±_sdio0-wp±_sdio0-pwr±_sdio0-bkpwr±_sdio0-int±_sdio1sdio1-bus1±_sdio1-bus4@±____sdio1-cd±_sdio1-wp±_sdio1-bkpwr±_sdio1-int±_sdio1-cmd±_sdio1-clk±^sdio1-pwr± _emmcemmc-clk±^QWemmc-cmd±_QWemmc-pwr± _QWemmc-bus1±_emmc-bus4@±____emmc-bus8€±________QWspi0spi0-clk± _QWspi0-cs0± _QWspi0-tx±_QWspi0-rx±_QWspi0-cs1±_spi1spi1-clk± _QWspi1-cs0± _Q!W!spi1-rx±_Q W spi1-tx±_QWspi2spi2-cs1±_spi2-clk±_Q"W"spi2-cs0±_Q%W%spi2-rx±_Q$W$spi2-tx± _Q#W#uart0uart0-xfer ±_^Q*W*uart0-cts±_uart0-rts±^uart1uart1-xfer ±_ ^Q+W+uart1-cts± _uart1-rts± ^uart2uart2-xfer ±_^Q,W,uart3uart3-xfer ±_^Q-W-uart3-cts± _uart3-rts± ^uart4uart4-xfer ± _ ^Q.W.uart4-cts±_uart4-rts±^tsadcotp-gpio± ^Q3W3otp-out± ^Q4W4pwm0pwm0-pin±^QEWEpwm1pwm1-pin±^QFWFpwm2pwm2-pin±^QGWGpwm3pwm3-pin±^QHWHgmacrgmii-pinsð±^^^^aaaa^^^ aa^^Q7W7rmii-pins ±^^^^^^^^^^phy-int± _Q:W:phy-pmeb±_Q9W9phy-rst±cQ8W8spdifspdif-tx± ^QKWKpcfg-output-high÷QcWcpcfg-output-lowQdWdpcfg-pull-up-drv-12ma¿è QbWbact8846pmic-int±_pmic-sleep±dpmic-vsel±dQBWBledsled-ctl±^QfWfusb_hosthost-vbus-drv±^QhWhexternal-gmac-clock fixed-clockŸsY@ ¯ext_gmacQ6W6leds gpio-ledswork emiqi:green:user default-onkdefaultyfflash-regulatorregulator-fixed ìvcc_flashûw@w@‚QWusb-host-regulatorregulator-fixed0 ggkdefaultyh ìvcc_hostûLK@LK@+‚Asdmmc-regulatorregulator-fixed ge kdefaultyiìvcc_sdû2Z 2Z C† ‚QWvsys-regulatorregulator-fixedìvcc_sysûLK@LK@+?QAWA #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsreset-namesvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmafcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowgpioslabellinux,default-triggerenable-active-highstartup-delay-us