Ð þí^ž8Y@(^Y(,chipspark,rayeager-px2rockchip,rk3066a 7Rayeager PX2chosenaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000memoryœmemory¨`@amba ,simple-bus¬dma-controller@20018000,arm,pl330arm,primecell¨ €@³¾ÉäÀ ëapb_pclk÷@ý@dma-controller@2001c000,arm,pl330arm,primecell¨ À@³¾ÉäÀ ëapb_pclk disableddma-controller@20078000,arm,pl330arm,primecell¨ €@³¾ÉäÁ ëapb_pclk÷4ý4oscillator ,fixed-clock n6)xin24ml2-cache-controller@10138000,arm,pl310-cache¨€<J÷=ý=scu@1013c000,arm,cortex-a9-scu¨Àglobal-timer@1013c200,arm,cortex-a9-global-timer¨  ³ älocal-timer@1013c600,arm,cortex-a9-twd-timer¨Æ  ³ äinterrupt-controller@1013d000,arm,cortex-a9-gicVk¨ÐÁ÷ýserial@10124000,snps,dw-apb-uart¨@ ³"|†ëbaudclkapb_pclkä@Lokay“default ¡serial@10126000,snps,dw-apb-uart¨` ³#|†ëbaudclkapb_pclkäAM disabled“default¡usb@10180000,rockchip,rk3066-usbsnps,dwc2¨ ³äÃëotg«otg³ÅÔ€€@@ ãí òusb2-phyokayusb@101c0000 ,snps,dwc2¨ ³äÉëotg«hostí òusb2-phyokay“default¡ ethernet@10204000,rockchip,rk3066-emac¨ @< ³ü äÄD ëhclkmacref drmiiokay“default ¡  ethernet-phy@0¨÷ýdwmmc@10214000,rockchip,rk2928-dw-mshc¨!@ ³äÀHëbiuciu+okay“default¡6@KUasdwmmc@10218000,rockchip,rk2928-dw-mshc¨!€ ³äÁIëbiuciu+okay“default ¡6@„KUdwmmc@1021c000,rockchip,rk2928-dw-mshc¨!À ³äÂJëbiuciu+okay6a@„K“default ¡U’pmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd¨ @reboot-mode,syscon-reboot-modeŸ@¦RBòRBÃÀRBà ÐRBÃgrf@20008000,syscon¨ €÷ ý i2c@2002d000,rockchip,rk3066-i2c¨ Ð ³(ü ëi2cäPokay“default¡ €ak8963@0d,asahi-kasei,ak8975¨ ³“default¡ mma8452@1d ,fsl,mma8452¨³“default¡!i2c@2002f000,rockchip,rk3066-i2c¨ ð ³)ü äQëi2cokay“default¡" €tps@2d¨-#³“default¡$%Ü&è&ô&& ''$&0& ,ti,tps65910regulatorsregulator@0=vcc_rtcL¨`vrtcregulator@1=vcc_iou2Z �2Z L¨`vio÷'ý'regulator@2=vdd_armu 'À�ã`L¥¨`vdd1÷>ý>regulator@3=vcc_ddru 'À�ã`L¥¨`vdd2regulator@5=vcc18uw@�w@L¨`vdig1regulator@6=vdd_11uÈà�ÈàL¨`vdig2regulator@7=vcc_25u&% �&% L¨`vpll÷3ý3regulator@8 =vccio_wluw@�w@¨`vdac÷ýregulator@9 =vcc25_hdmiu&% �&% ¨ `vaux1regulator@10=vcca_33u2Z �2Z ¨ `vaux2regulator@11 =vcc_rmiiu2Z �2Z ¨ `vaux33÷ýregulator@12 =vcc28_cifu*¹€�*¹€¨ `vmmcregulator@4¨`vdd3regulator@13¨ `vbbpwm@20030000,rockchip,rk2928-pwm¨ ·äF disabled“default¡(pwm@20030010,rockchip,rk2928-pwm¨ ·äFokay“default¡)watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt¨ ÀäK ³3okaypwm@20050020,rockchip,rk2928-pwm¨  ·äGokay“default¡*pwm@20050030,rockchip,rk2928-pwm¨ 0·äGokay“default¡+÷HýHi2c@20056000,rockchip,rk3066-i2c¨ ` ³*ü äRëi2cokay“default¡,i2c@2005a000,rockchip,rk3066-i2c¨   ³+ü äSëi2cokay“default¡-i2c@2005e000,rockchip,rk3066-i2c¨ à ³4ü äTëi2cokay“default¡.serial@20064000,snps,dw-apb-uart¨ @ ³$|†ëbaudclkapb_pclkäBNokay“default¡/serial@20068000,snps,dw-apb-uart¨ € ³%|†ëbaudclkapb_pclkäCOokay“default ¡012saradc@2006c000,rockchip,saradc¨ À ³ÂäGJësaradcapb_pclkÔW Ûsaradc-apbokayç3spi@20070000,rockchip,rk3066-spiäEHëspiclkapb_pclk ³&¨ ó4 4 øtxrxokay“default¡5678spi@20074000,rockchip,rk3066-spiäFIëspiclkapb_pclk ³'¨ @ó4 4 øtxrx disabled“default¡9:;<cpusrockchip,rk3066-smpcpu@0œcpu,arm,cortex-a9=¨8!›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg82œ@ä@>cpu@1œcpu,arm,cortex-a9=¨sram@10080000 ,mmio-sram¨ ¬smp-sram@0,rockchip,rk3066-smp-sram¨Pi2s@10118000,rockchip,rk3066-i2s¨€  ³“default¡?ó@@øtxrxëi2s_hclki2s_clkäÆKLg disabledi2s@1011a000,rockchip,rk3066-i2s¨   ³ “default¡Aó@@øtxrxëi2s_hclki2s_clkäÇLLg disabledi2s@1011c000,rockchip,rk3066-i2s¨À  ³“default¡Bó@ @ øtxrxëi2s_hclki2s_clkäÈMLg disabledclock-controller@20000000,rockchip,rk3066a-cru¨ ü �÷ýtimer@2000e000,snps,dw-apb-timer-osc¨ à ³.äVD ëtimerpclkefuse@20010000,rockchip,rockchip-efuse¨ @ä[ ëpclk_efusecpu_leakage@17¨timer@20038000,snps,dw-apb-timer-osc¨ € ³,äTB ëtimerpclktimer@2003a000,snps,dw-apb-timer-osc¨   ³-äUC ëtimerpclktsadc@20060000,rockchip,rk3066-tsadc¨ ä]]ësaradcapb_pclk ³ÂÔW Ûsaradc-apb disabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phyü okayusb-phy@17cލ|äQëphyclk÷ýusb-phy@188ލˆäRëphyclk÷ýpinctrl,rockchip,rk3066a-pinctrlü ¬gpio0@20034000,rockchip,gpio-bank¨ @ ³6äU™©Vk÷MýMgpio1@2003c000,rockchip,gpio-bank¨ À ³7äV™©Vkgpio2@2003e000,rockchip,gpio-bank¨ à ³8äW™©Vkgpio3@20080000,rockchip,gpio-bank¨  ³9äX™©Vk÷KýKgpio4@20084000,rockchip,gpio-bank¨ @ ³:äY™©Vk÷ýgpio6@2000a000,rockchip,gpio-bank¨   ³<äZ™©Vk÷#ý#pcfg_pull_defaultµ÷EýEpcfg_pull_noneË÷CýCemacemac-xfer€ØCCCCCCCC÷ ý emac-mdio ØCC÷ ý rmii-rstØD÷ýemmcemmc-clkØE÷ýemmc-cmdØ E÷ýemmc-rstØ E÷ýi2c0i2c0-xfer ØCC÷ýi2c1i2c1-xfer ØCC÷"ý"i2c2i2c2-xfer ØCC÷,ý,i2c3i2c3-xfer ØCC÷-ý-i2c4i2c4-xfer ØCC÷.ý.pwm0pwm0-outØC÷(ý(pwm1pwm1-outØC÷)ý)pwm2pwm2-outØC÷*ý*pwm3pwm3-outØC÷+ý+spi0spi0-clkØE÷5ý5spi0-cs0ØE÷8ý8spi0-txØE÷6ý6spi0-rxØE÷7ý7spi0-cs1ØEspi1spi1-clkØE÷9ý9spi1-cs0ØE÷<ý<spi1-rxØE÷;ý;spi1-txØE÷:ý:spi1-cs1ØEuart0uart0-xfer ØEE÷ýuart0-ctsØE÷ýuart0-rtsØE÷ýuart1uart1-xfer ØEE÷ýuart1-ctsØEuart1-rtsØEuart2uart2-xfer ØE E÷/ý/uart3uart3-xfer ØEE÷0ý0uart3-ctsØE÷1ý1uart3-rtsØE÷2ý2sd0sd0-clkØE÷ýsd0-cmdØ E÷ýsd0-cdØE÷ýsd0-wpØEsd0-bus-width1Ø Esd0-bus-width4@Ø E E E E÷ýsd1sd1-clkØE÷ýsd1-cmdØE÷ýsd1-cdØEsd1-wpØEsd1-bus-width1ØEsd1-bus-width4@ØEEEE÷ýi2s0i2s0-bus�ØEE E E E E EEE÷?ý?i2s1i2s1-bus`ØEEEEEE÷AýAi2s2i2s2-bus`ØEEEEEE÷BýBpcfg-output-highæ÷DýDak8963comp-intØE÷ ý irir-intØE÷FýFkeyspwr-keyØE÷GýGmma8452gsensor-intØE÷!ý!mmcsdmmc-pwrØE÷LýLusb_hosthost-drvØE÷NýNhub-rstØD÷ ý sata-pwrØE÷IýIsata-resetØ D÷ ý usb_otgotg-drvØE÷OýOtpspmic-intØE÷$ý$pwr-holdØD÷%ý%ir-receiver,gpio-ir-receiver ò#“default¡Fgpio-keys ,gpio-keyspowerø ò# GPIO Power t“default¡Gvdd-log,pwm-regulator Hè=vdd_loguO€�O€LB@dO€*okayvsys-regulator,regulator-fixed=vsysuLK@�LK@L¥÷&ý&5v-stdby-regulator,regulator-fixed =5v_stdbyuLK@�LK@L¥÷JýJemmc-regulator,regulator-fixed =emmc_vccqu-ÆÀ�-ÆÀ*&÷ýsata-regulator,regulator-fixed5 H“default¡I=usb_5vuLK@�LK@L*Jsdmmc-regulator,regulator-fixed HK“default¡L=vcc_sdu2Z �2Z M† *'÷ýusb-host-regulator,regulator-fixed5 HM“default¡N =host-pwruLK@�LK@L*Jusb-otg-regulator,regulator-fixed5 HM“default¡O=vcc_otguLK@�LK@L*J #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1device_typeregrangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-nameslinux,phandlestatusclock-frequency#clock-cellsclock-output-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaphysphy-namesrockchip,grfmax-speedphy-modephyphy-supplyfifo-depthbus-widthdisable-wpnum-slotsvmmc-supplycap-mmc-highspeedcap-sd-highspeednon-removablevqmmc-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loadervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-always-onregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-on#pwm-cells#io-channel-cellsresetsreset-namesvref-supplydmasdma-namesenable-methodnext-level-cacheoperating-pointsclock-latencycpu0-supplyrockchip,playback-channelsrockchip,capture-channels#reset-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinsoutput-highgpioswakeup-sourcelabellinux,codepwmsvoltage-tablevin-supplyenable-active-highgpiostartup-delay-us