Ð þíü(8óÜ(Ló¤$ti,omap3-zoom3ti,omap36xxti,omap3 + 7TI Zoom3chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“à�“às 'ÀO€ 57È®pmu@54000000arm,cortex-a8-pmuxT€ºÅdebugsssocti,omap-inframpu ti,omap3-mpuÅmpuiva ti,iva2.2Åivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxhº +ÏÅl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÏHscm@2000ti,omap3-scmsimple-busx + Ï pinmux@30 ti,omap3-padconfpinctrl-singlex08+Öçüÿpinmux_mmc1_pins07KíQípinmux_mmc2_pinsP7(*,.02468:pinmux_mmc3_pins7h KïQïpinmux_uart1_pins 7PNRALKäQäpinmux_uart2_pins 7DFJHKåQåpinmux_uart3_pins 7jlnpKæQæpinmux_wl12xx_gpio7êKÿQÿscm_conf@270sysconsimple-busxp0+ Ïp0KQpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°Ypbias_mmc_omap2430`pbias_mmc_omap2430ow@‡-ÆÀKêQêclocks+mcbsp5_mux_fck@68Ÿti,composite-mux-clock|¬xhKQmcbsp5_fckŸti,composite-clock|KöQömcbsp1_mux_fck@4Ÿti,composite-mux-clock|¬xK Q mcbsp1_fckŸti,composite-clock| KòQòmcbsp2_mux_fck@4Ÿti,composite-mux-clock| ¬xK Q mcbsp2_fckŸti,composite-clock| KóQómcbsp3_mux_fck@68Ÿti,composite-mux-clock| xhKQmcbsp3_fckŸti,composite-clock|KôQômcbsp4_mux_fck@68Ÿti,composite-mux-clock| ¬xhKQmcbsp4_fckŸti,composite-clock|KõQõclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+Öçüÿpinmux_wlan_host_wkup_pins7aes@480c5000 ti,omap3-aesÅaesxH PPº¹AB¾txrxprm@48306000 ti,omap3-prmxH0`@º clocks+virt_16_8m_ckŸ fixed-clockÈYKQosc_sys_ck@d40Ÿ ti,mux-clock|x @KQsys_ck@1270Ÿti,divider-clock|¬ØxpãKQsys_clkout1@d70Ÿti,gate-clock|x p¬dpll3_x2_ckŸfixed-factor-clock|údpll3_m2x2_ckŸfixed-factor-clock|úKQdpll4_x2_ckŸfixed-factor-clock|úcorex2_fckŸfixed-factor-clock|úKQwkup_l4_ickŸfixed-factor-clock|úKNQNcorex2_d3_fckŸfixed-factor-clock|úK…Q…corex2_d5_fckŸfixed-factor-clock|úK†Q†clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclkŸ fixed-clockÈomap_32k_fckŸ fixed-clockÈ€K@Q@virt_12m_ckŸ fixed-clockÈ·KQvirt_13m_ckŸ fixed-clockÈÆ]@KQvirt_19200000_ckŸ fixed-clockÈ$øKQvirt_26000000_ckŸ fixed-clockÈŒº€KQvirt_38_4m_ckŸ fixed-clockÈIðKQdpll4_ck@d00Ÿti,omap3-dpll-per-j-type-clock|x D 0KQdpll4_m2_ck@d48Ÿti,divider-clock|Ø?x HãK Q dpll4_m2x2_mul_ckŸfixed-factor-clock| úK!Q!dpll4_m2x2_ck@d00Ÿti,hsdiv-gate-clock|!¬x K"Q"omap_96m_alwon_fckŸfixed-factor-clock|"úK)Q)dpll3_ck@d00Ÿti,omap3-dpll-core-clock|x @ 0KQdpll3_m3_ck@1140Ÿti,divider-clock|¬Øx@ãK#Q#dpll3_m3x2_mul_ckŸfixed-factor-clock|#úK$Q$dpll3_m3x2_ck@d00Ÿti,hsdiv-gate-clock|$¬ x K%Q%emu_core_alwon_ckŸfixed-factor-clock|%úKbQbsys_altclkŸ fixed-clockÈK.Q.mcbsp_clksŸ fixed-clockÈKQdpll3_m2_ck@d40Ÿti,divider-clock|¬Øx @ãKQcore_ckŸfixed-factor-clock|úK&Q&dpll1_fck@940Ÿti,divider-clock|&¬Øx @ãK'Q'dpll1_ck@904Ÿti,omap3-dpll-clock|'x  $ @ 4KQdpll1_x2_ckŸfixed-factor-clock|úK(Q(dpll1_x2m2_ck@944Ÿti,divider-clock|(Øx DãK<Q<cm_96m_fckŸfixed-factor-clock|)úK*Q*omap_96m_fck@d40Ÿ ti,mux-clock|*¬x @KEQEdpll4_m3_ck@e40Ÿti,divider-clock|¬Ø x@ãK+Q+dpll4_m3x2_mul_ckŸfixed-factor-clock|+úK,Q,dpll4_m3x2_ck@d00Ÿti,hsdiv-gate-clock|,¬x K-Q-omap_54m_fck@d40Ÿ ti,mux-clock|-.¬x @K8Q8cm_96m_d2_fckŸfixed-factor-clock|*úK/Q/omap_48m_fck@d40Ÿ ti,mux-clock|/.¬x @K0Q0omap_12m_fckŸfixed-factor-clock|0úKGQGdpll4_m4_ck@e40Ÿti,divider-clock|Ø x@ãK1Q1dpll4_m4x2_mul_ckŸti,fixed-factor-clock|1%3@K2Q2dpll4_m4x2_ck@d00Ÿti,gate-clock|2¬x @K‰Q‰dpll4_m5_ck@f40Ÿti,divider-clock|Ø?x@ãK3Q3dpll4_m5x2_mul_ckŸti,fixed-factor-clock|3%3@K4Q4dpll4_m5x2_ck@d00Ÿti,hsdiv-gate-clock|4¬x @KjQjdpll4_m6_ck@1140Ÿti,divider-clock|¬Ø?x@ãK5Q5dpll4_m6x2_mul_ckŸfixed-factor-clock|5úK6Q6dpll4_m6x2_ck@d00Ÿti,hsdiv-gate-clock|6¬x K7Q7emu_per_alwon_ckŸfixed-factor-clock|7úKcQcclkout2_src_gate_ck@d70Ÿ ti,composite-no-wait-gate-clock|&¬x pK9Q9clkout2_src_mux_ck@d70Ÿti,composite-mux-clock|&*8x pK:Q:clkout2_src_ckŸti,composite-clock|9:K;Q;sys_clkout2@d70Ÿti,divider-clock|;¬Ø@x pSmpu_ckŸfixed-factor-clock|<úK=Q=arm_fck@924Ÿti,divider-clock|=x $Øemu_mpu_alwon_ckŸfixed-factor-clock|=úKdQdl3_ick@a40Ÿti,divider-clock|&Øx @ãK>Q>l4_ick@a40Ÿti,divider-clock|>¬Øx @ãK?Q?rm_ick@c40Ÿti,divider-clock|?¬Øx @ãgpt10_gate_fck@a00Ÿti,composite-gate-clock|¬ x KAQAgpt10_mux_fck@a40Ÿti,composite-mux-clock|@¬x @KBQBgpt10_fckŸti,composite-clock|ABgpt11_gate_fck@a00Ÿti,composite-gate-clock|¬ x KCQCgpt11_mux_fck@a40Ÿti,composite-mux-clock|@¬x @KDQDgpt11_fckŸti,composite-clock|CDcore_96m_fckŸfixed-factor-clock|EúKQmmchs2_fck@a00Ÿti,wait-gate-clock|x ¬KµQµmmchs1_fck@a00Ÿti,wait-gate-clock|x ¬K¶Q¶i2c3_fck@a00Ÿti,wait-gate-clock|x ¬K·Q·i2c2_fck@a00Ÿti,wait-gate-clock|x ¬K¸Q¸i2c1_fck@a00Ÿti,wait-gate-clock|x ¬K¹Q¹mcbsp5_gate_fck@a00Ÿti,composite-gate-clock|¬ x KQmcbsp1_gate_fck@a00Ÿti,composite-gate-clock|¬ x K Q core_48m_fckŸfixed-factor-clock|0úKFQFmcspi4_fck@a00Ÿti,wait-gate-clock|Fx ¬KºQºmcspi3_fck@a00Ÿti,wait-gate-clock|Fx ¬K»Q»mcspi2_fck@a00Ÿti,wait-gate-clock|Fx ¬K¼Q¼mcspi1_fck@a00Ÿti,wait-gate-clock|Fx ¬K½Q½uart2_fck@a00Ÿti,wait-gate-clock|Fx ¬K¾Q¾uart1_fck@a00Ÿti,wait-gate-clock|Fx ¬ K¿Q¿core_12m_fckŸfixed-factor-clock|GúKHQHhdq_fck@a00Ÿti,wait-gate-clock|Hx ¬KÀQÀcore_l3_ickŸfixed-factor-clock|>úKIQIsdrc_ick@a10Ÿti,wait-gate-clock|Ix ¬KŠQŠgpmc_fckŸfixed-factor-clock|Iúcore_l4_ickŸfixed-factor-clock|?úKJQJmmchs2_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÁQÁmmchs1_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÂQÂhdq_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÃQÃmcspi4_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÄQÄmcspi3_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÅQÅmcspi2_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÆQÆmcspi1_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÇQÇi2c3_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÈQÈi2c2_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÉQÉi2c1_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÊQÊuart2_ick@a10Ÿti,omap3-interface-clock|Jx ¬KËQËuart1_ick@a10Ÿti,omap3-interface-clock|Jx ¬ KÌQÌgpt11_ick@a10Ÿti,omap3-interface-clock|Jx ¬ KÍQÍgpt10_ick@a10Ÿti,omap3-interface-clock|Jx ¬ KÎQÎmcbsp5_ick@a10Ÿti,omap3-interface-clock|Jx ¬ KÏQÏmcbsp1_ick@a10Ÿti,omap3-interface-clock|Jx ¬ KÐQÐomapctrl_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÑQÑdss_tv_fck@e00Ÿti,gate-clock|8x¬K°Q°dss_96m_fck@e00Ÿti,gate-clock|Ex¬K±Q±dss2_alwon_fck@e00Ÿti,gate-clock|x¬K²Q²dummy_ckŸ fixed-clockÈgpt1_gate_fck@c00Ÿti,composite-gate-clock|¬x KKQKgpt1_mux_fck@c40Ÿti,composite-mux-clock|@x @KLQLgpt1_fckŸti,composite-clock|KLaes2_ick@a10Ÿti,omap3-interface-clock|J¬x KÒQÒwkup_32k_fckŸfixed-factor-clock|@úKMQMgpio1_dbck@c00Ÿti,gate-clock|Mx ¬K§Q§sha12_ick@a10Ÿti,omap3-interface-clock|Jx ¬KÓQÓwdt2_fck@c00Ÿti,wait-gate-clock|Mx ¬K¨Q¨wdt2_ick@c10Ÿti,omap3-interface-clock|Nx ¬K©Q©wdt1_ick@c10Ÿti,omap3-interface-clock|Nx ¬KªQªgpio1_ick@c10Ÿti,omap3-interface-clock|Nx ¬K«Q«omap_32ksync_ick@c10Ÿti,omap3-interface-clock|Nx ¬K¬Q¬gpt12_ick@c10Ÿti,omap3-interface-clock|Nx ¬K­Q­gpt1_ick@c10Ÿti,omap3-interface-clock|Nx ¬K®Q®per_96m_fckŸfixed-factor-clock|)úK Q per_48m_fckŸfixed-factor-clock|0úKOQOuart3_fck@1000Ÿti,wait-gate-clock|Ox¬ KŒQŒgpt2_gate_fck@1000Ÿti,composite-gate-clock|¬xKPQPgpt2_mux_fck@1040Ÿti,composite-mux-clock|@x@KQQQgpt2_fckŸti,composite-clock|PQgpt3_gate_fck@1000Ÿti,composite-gate-clock|¬xKRQRgpt3_mux_fck@1040Ÿti,composite-mux-clock|@¬x@KSQSgpt3_fckŸti,composite-clock|RSgpt4_gate_fck@1000Ÿti,composite-gate-clock|¬xKTQTgpt4_mux_fck@1040Ÿti,composite-mux-clock|@¬x@KUQUgpt4_fckŸti,composite-clock|TUgpt5_gate_fck@1000Ÿti,composite-gate-clock|¬xKVQVgpt5_mux_fck@1040Ÿti,composite-mux-clock|@¬x@KWQWgpt5_fckŸti,composite-clock|VWgpt6_gate_fck@1000Ÿti,composite-gate-clock|¬xKXQXgpt6_mux_fck@1040Ÿti,composite-mux-clock|@¬x@KYQYgpt6_fckŸti,composite-clock|XYgpt7_gate_fck@1000Ÿti,composite-gate-clock|¬xKZQZgpt7_mux_fck@1040Ÿti,composite-mux-clock|@¬x@K[Q[gpt7_fckŸti,composite-clock|Z[gpt8_gate_fck@1000Ÿti,composite-gate-clock|¬ xK\Q\gpt8_mux_fck@1040Ÿti,composite-mux-clock|@¬x@K]Q]gpt8_fckŸti,composite-clock|\]gpt9_gate_fck@1000Ÿti,composite-gate-clock|¬ xK^Q^gpt9_mux_fck@1040Ÿti,composite-mux-clock|@¬x@K_Q_gpt9_fckŸti,composite-clock|^_per_32k_alwon_fckŸfixed-factor-clock|@úK`Q`gpio6_dbck@1000Ÿti,gate-clock|`x¬K�Q�gpio5_dbck@1000Ÿti,gate-clock|`x¬KŽQŽgpio4_dbck@1000Ÿti,gate-clock|`x¬K�Q�gpio3_dbck@1000Ÿti,gate-clock|`x¬K�Q�gpio2_dbck@1000Ÿti,gate-clock|`x¬ K‘Q‘wdt3_fck@1000Ÿti,wait-gate-clock|`x¬ K’Q’per_l4_ickŸfixed-factor-clock|?úKaQagpio6_ick@1010Ÿti,omap3-interface-clock|ax¬K“Q“gpio5_ick@1010Ÿti,omap3-interface-clock|ax¬K”Q”gpio4_ick@1010Ÿti,omap3-interface-clock|ax¬K•Q•gpio3_ick@1010Ÿti,omap3-interface-clock|ax¬K–Q–gpio2_ick@1010Ÿti,omap3-interface-clock|ax¬ K—Q—wdt3_ick@1010Ÿti,omap3-interface-clock|ax¬ K˜Q˜uart3_ick@1010Ÿti,omap3-interface-clock|ax¬ K™Q™uart4_ick@1010Ÿti,omap3-interface-clock|ax¬KšQšgpt9_ick@1010Ÿti,omap3-interface-clock|ax¬ K›Q›gpt8_ick@1010Ÿti,omap3-interface-clock|ax¬ KœQœgpt7_ick@1010Ÿti,omap3-interface-clock|ax¬K�Q�gpt6_ick@1010Ÿti,omap3-interface-clock|ax¬KžQžgpt5_ick@1010Ÿti,omap3-interface-clock|ax¬KŸQŸgpt4_ick@1010Ÿti,omap3-interface-clock|ax¬K Q gpt3_ick@1010Ÿti,omap3-interface-clock|ax¬K¡Q¡gpt2_ick@1010Ÿti,omap3-interface-clock|ax¬K¢Q¢mcbsp2_ick@1010Ÿti,omap3-interface-clock|ax¬K£Q£mcbsp3_ick@1010Ÿti,omap3-interface-clock|ax¬K¤Q¤mcbsp4_ick@1010Ÿti,omap3-interface-clock|ax¬K¥Q¥mcbsp2_gate_fck@1000Ÿti,composite-gate-clock|¬xK Q mcbsp3_gate_fck@1000Ÿti,composite-gate-clock|¬xKQmcbsp4_gate_fck@1000Ÿti,composite-gate-clock|¬xKQemu_src_mux_ck@1140Ÿ ti,mux-clock|bcdx@KeQeemu_src_ckŸti,clkdm-gate-clock|eKfQfpclk_fck@1140Ÿti,divider-clock|f¬Øx@ãpclkx2_fck@1140Ÿti,divider-clock|f¬Øx@ãatclk_fck@1140Ÿti,divider-clock|f¬Øx@ãtraceclk_src_fck@1140Ÿ ti,mux-clock|bcd¬x@KgQgtraceclk_fck@1140Ÿti,divider-clock|g¬ Øx@ãsecure_32k_fckŸ fixed-clockÈ€KhQhgpt12_fckŸfixed-factor-clock|húwdt1_fckŸfixed-factor-clock|húsecurity_l4_ick2Ÿfixed-factor-clock|?úKiQiaes1_ick@a14Ÿti,omap3-interface-clock|i¬x rng_ick@a14Ÿti,omap3-interface-clock|ix ¬sha11_ick@a14Ÿti,omap3-interface-clock|ix ¬des1_ick@a14Ÿti,omap3-interface-clock|ix ¬cam_mclk@f00Ÿti,gate-clock|j¬x@cam_ick@f10Ÿ!ti,omap3-no-wait-interface-clock|?x¬KÚQÚcsi2_96m_fck@f00Ÿti,gate-clock|x¬KÛQÛsecurity_l3_ickŸfixed-factor-clock|>úKkQkpka_ick@a14Ÿti,omap3-interface-clock|kx ¬icr_ick@a10Ÿti,omap3-interface-clock|Jx ¬des2_ick@a10Ÿti,omap3-interface-clock|Jx ¬mspro_ick@a10Ÿti,omap3-interface-clock|Jx ¬mailboxes_ick@a10Ÿti,omap3-interface-clock|Jx ¬ssi_l4_ickŸfixed-factor-clock|?úKrQrsr1_fck@c00Ÿti,wait-gate-clock|x ¬sr2_fck@c00Ÿti,wait-gate-clock|x ¬sr_l4_ickŸfixed-factor-clock|?údpll2_fck@40Ÿti,divider-clock|&¬Øx@ãKlQldpll2_ck@4Ÿti,omap3-dpll-clock|lx$@4i{ƒKmQmdpll2_m2_ck@44Ÿti,divider-clock|mØxDãKnQniva2_ck@0Ÿti,wait-gate-clock|nx¬KÜQÜmodem_fck@a00Ÿti,omap3-interface-clock|x ¬KÝQÝsad2d_ick@a10Ÿti,omap3-interface-clock|>x ¬KÞQÞmad2d_ick@a18Ÿti,omap3-interface-clock|>x ¬KßQßmspro_fck@a00Ÿti,wait-gate-clock|x ¬ssi_ssr_gate_fck_3430es2@a00Ÿ ti,composite-no-wait-gate-clock|¬x KoQossi_ssr_div_fck_3430es2@a40Ÿti,composite-divider-clock|¬x @$—KpQpssi_ssr_fck_3430es2Ÿti,composite-clock|opKqQqssi_sst_fck_3430es2Ÿfixed-factor-clock|qúKüQühsotgusb_ick_3430es2@a10Ÿ"ti,omap3-hsotgusb-interface-clock|Ix ¬K‹Q‹ssi_ick_3430es2@a10Ÿti,omap3-ssi-interface-clock|rx ¬KýQýusim_gate_fck@c00Ÿti,composite-gate-clock|E¬ x K}Q}sys_d2_ckŸfixed-factor-clock|úKtQtomap_96m_d2_fckŸfixed-factor-clock|EúKuQuomap_96m_d4_fckŸfixed-factor-clock|EúKvQvomap_96m_d8_fckŸfixed-factor-clock|EúKwQwomap_96m_d10_fckŸfixed-factor-clock|Eú KxQxdpll5_m2_d4_ckŸfixed-factor-clock|súKyQydpll5_m2_d8_ckŸfixed-factor-clock|súKzQzdpll5_m2_d16_ckŸfixed-factor-clock|súK{Q{dpll5_m2_d20_ckŸfixed-factor-clock|súK|Q|usim_mux_fck@c40Ÿti,composite-mux-clock(|tuvwxyz{|¬x @ãK~Q~usim_fckŸti,composite-clock|}~usim_ick@c10Ÿti,omap3-interface-clock|Nx ¬ K¯Q¯dpll5_ck@d04Ÿti,omap3-dpll-clock|x  $ L 4i{KQdpll5_m2_ck@d50Ÿti,divider-clock|Øx PãKsQssgx_gate_fck@b00Ÿti,composite-gate-clock|&¬x K‡Q‡core_d3_ckŸfixed-factor-clock|&úK€Q€core_d4_ckŸfixed-factor-clock|&úK�Q�core_d6_ckŸfixed-factor-clock|&úK‚Q‚omap_192m_alwon_fckŸfixed-factor-clock|"úKƒQƒcore_d2_ckŸfixed-factor-clock|&úK„Q„sgx_mux_fck@b40Ÿti,composite-mux-clock |€�‚*ƒ„…†x @KˆQˆsgx_fckŸti,composite-clock|‡ˆsgx_ick@b10Ÿti,wait-gate-clock|>x ¬KàQàcpefuse_fck@a08Ÿti,gate-clock|x ¬KÔQÔts_fck@a08Ÿti,gate-clock|@x ¬KÕQÕusbtll_fck@a08Ÿti,wait-gate-clock|sx ¬KÖQÖusbtll_ick@a18Ÿti,omap3-interface-clock|Jx ¬K×Q×mmchs3_ick@a10Ÿti,omap3-interface-clock|Jx ¬KØQØmmchs3_fck@a00Ÿti,wait-gate-clock|x ¬KÙQÙdss1_alwon_fck_3430es2@e00Ÿti,dss-gate-clock|‰¬x@K³Q³dss_ick_3430es2@e10Ÿti,omap3-dss-interface-clock|?x¬K´Q´usbhost_120m_fck@1400Ÿti,gate-clock|sx¬KáQáusbhost_48m_fck@1400Ÿti,dss-gate-clock|0x¬KâQâusbhost_ick@1410Ÿti,omap3-dss-interface-clock|?x¬KãQãuart4_fck@1000Ÿti,wait-gate-clock|Ox¬K¦Q¦clockdomainscore_l3_clkdmti,clockdomain|Š‹dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|§¨©ª«¬­®¯dss_clkdmti,clockdomain|°±²³´core_l4_clkdmti,clockdomain”|µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomain|ÚÛiva2_clkdmti,clockdomain|Üdpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |ÝÞßdpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|àusbhost_clkdmti,clockdomain |áâãcounter@48320000ti,omap-counter32kxH2  Åcounter_32kinterrupt-controller@48200000ti,omap3-intcçÖxH KQdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`º £® »`KQgpio@48310000ti,omap3-gpioxH1ºÅgpio1ÈÚêçÖgpio@49050000ti,omap3-gpioxIºÅgpio2ÚêçÖgpio@49052000ti,omap3-gpioxI ºÅgpio3ÚêçÖgpio@49054000ti,omap3-gpioxI@º Ågpio4ÚêçÖKúQúgpio@49056000ti,omap3-gpioxI`º!Ågpio5ÚêçÖKùQùgpio@49058000ti,omap3-gpioxI€º"Ågpio6ÚêçÖKñQñserial@4806a000ti,omap3-uartxH  öH¹12¾txrxÅuart1ÈÜl defaultäserial@4806c000ti,omap3-uartxHÀöI¹34¾txrxÅuart2ÈÜl defaultåserial@49020000ti,omap3-uartxIöJ¹56¾txrxÅuart3ÈÜl defaultæi2c@48070000 ti,omap3-i2cxH€º8¹¾txrx+Åi2c1È'¬@twl@48xHº  ti,twl4030çÖrtcti,twl4030-rtcº bciti,twl4030-bciº "çwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1o 'À‡ KQregulator-vdacti,twl4030-vdacow@‡w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1o:�‡0°KëQëregulator-vmmc2ti,twl4030-vmmc2o:�‡0°regulator-vusb1v5ti,twl4030-vusb1v5KèQèregulator-vusb1v8ti,twl4030-vusb1v8KéQéregulator-vusb3v1ti,twl4030-vusb3v1KçQçregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2ow@‡w@regulator-vsimti,twl4030-vsimow@‡-ÆÀKìQìgpioti,twl4030-gpioÚêçÖ0twl4030-usbti,twl4030-usbº <èJéXçfoKûQûpwmti,twl4030-pwmzpwmledti,twl4030-pwmledzpwrbuttonti,twl4030-pwrbuttonºkeypadti,twl4030-keypadº…•madcti,twl4030-madcº¨i2c@48072000 ti,omap3-i2cxH €º9¹¾txrx+Åi2c2È€i2c@48060000 ti,omap3-i2cxH€º=¹¾txrx+Åi2c3È€tvp5146@5c ti,tvp5146m2x\mailbox@48094000ti,omap3-mailboxÅmailboxxH @ººÆØdsp ê õspi@48098000ti,omap2-mcspixH €ºA+Åmcspi1@¹#$%&'()* ¾tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  ºB+Åmcspi2 ¹+,-.¾tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €º[+Åmcspi3 ¹¾tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  º0+Åmcspi4¹FG¾tx0rx01w@480b2000 ti,omap3-1wxH º:Åhdq1wmmc@4809c000ti,omap3-hsmmcxH ÀºSÅmmc1¹=>¾txrxê(ë4ìD defaultímmc@480b4000ti,omap3-hsmmcxH @ºVÅmmc2¹/0¾txrxmmc@480ad000ti,omap3-hsmmcxH к^Åmmc3¹MN¾txrx(îND\ defaultïð+wlcore@2 ti,wl1271x ñºoŒº€mmu@480bd400ƒti,omap2-iommuxH Ô€ºÅmmu_isp�KþQþmmu@5d000000ƒti,omap2-iommux]€ºÅmmu_iva  disabledwdt@48314000 ti,omap3-wdtxH1@€ Åwd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿ§mpu º;< ±commontxrxÁ€Åmcbsp1¹ ¾txrx|òƒfck  disabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ §mpusidetoneº>?±commontxrxsidetoneÁÅmcbsp2mcbsp2_sidetone¹!"¾txrx|ó£ƒfckick  disabledmcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ §mpusidetoneºYZ±commontxrxsidetoneÁ€Åmcbsp3mcbsp3_sidetone¹¾txrx|ô¤ƒfckick  disabledmcbsp@49026000ti,omap3-mcbspxI`ÿ§mpu º67 ±commontxrxÁ€Åmcbsp4¹¾txrx|õƒfck  disabledmcbsp@48096000ti,omap3-mcbspxH `ÿ§mpu ºQR ±commontxrxÁ€Åmcbsp5¹¾txrx|öƒfck  disabledsham@480c3000ti,omap3-shamÅshamxH 0dº1¹E¾rxsmartreflex@480cb000ti,omap3-smartreflex-coreÅsmartreflex_corexH °ºsmartreflex@480c9000ti,omap3-smartreflex-ivaÅsmartreflex_mpu_ivaxH �ºtimer@48318000ti,omap3430-timerxH1€º%Åtimer1Ðtimer@49032000ti,omap3430-timerxI º&Åtimer2timer@49034000ti,omap3430-timerxI@º'Åtimer3timer@49036000ti,omap3430-timerxI`º(Åtimer4timer@49038000ti,omap3430-timerxI€º)Åtimer5ßtimer@4903a000ti,omap3430-timerxI º*Åtimer6ßtimer@4903c000ti,omap3430-timerxIÀº+Åtimer7ßtimer@4903e000ti,omap3430-timerxIàº,Åtimer8ìßtimer@49040000ti,omap3430-timerxIº-Åtimer9ìtimer@48086000ti,omap3430-timerxH`º.Åtimer10ìtimer@48088000ti,omap3430-timerxH€º/Åtimer11ìtimer@48304000ti,omap3430-timerxH0@º_Åtimer12Ðùusbhstll@48062000 ti,usbhs-tllxH ºN Åusb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ Åusb_host_hs+Ïohci@48064400ti,ohci-omap3xHD ºLehci@48064800 ti,ehci-omapxHH ºMgpmc@6e000000ti,omap3430-gpmcÅgpmcxnк¹¾rxtx +çÖÚê Ï,ethernet@gpmcsmsc,lan9221smsc,lan9115'2D^x†–˜–ª¹Ì(ß-íŒü- Œ›*›;xJdK{K•­ÄÜî÷þø  xÿ ùºuart@3,0 ns16550a x'/  úºÈ 9ÂG2YD^x†›˜›ª¹(Ì(ß-í‘ü- ‘›*›;‘Jd{•­Ä-Ü‘uart@3,1 ns16550a x'/  úºÈ 9Âuart@3,2 ns16550a x'/  úºÈ 9Âuart@3,3 ns16550a x'/  úºÈ 9Âusb_otg_hs@480ab000ti,omap3-musbxH °º\]±mcdma Åusb_otg_hsgrz ƒ’ûjš2dss@48050000 ti,omap3-dssxH  disabled Ådss_core|³ƒfck+Ïdispc@48050400ti,omap3-dispcxHº Ådss_dispc|³ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ §protophypllº  disabled Ådss_dsi1|³² ƒfcksys_clkencoder@48050800ti,omap3-rfbixH  disabled Ådss_rfbi|³´ƒfckickencoder@48050c00ti,omap3-vencxH   disabled Ådss_venc|°±ƒfcktv_dac_clkssi-controller@48058000 ti,omap3-ssiÅssi okxH€H�§sysgddºG±gdd_mpu+Ï |qüý ƒssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxH H¨§txrx ºCDssi-port@4805b000ti,omap3-ssi-portxH°H¸§txrx ºEFserial@49042000ti,omap3-uartxI ºP¹QR¾txrxÅuart4ÈÜl  disabledregulator-abb-mpu ti,abb-v1 `abb_mpu_iva+xH0rðH0h§base-addressint-address |¹Ê`ÚsO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-singlexH% \+Öçüÿpinmux_mmc3_2_pins(78DFHBKðQðisp@480bc000 ti,omap3-ispxH ÀüH غæþYðíŸports+bandgap@48002524xH%$ti,omap36xx-bandgapùregulator-vddvarioregulator-fixed `vddvarioK÷Q÷regulator-vdd33aregulator-fixed`vdd33aKøQømemory@80000000lmemoryx€ wl12xx_vmmc defaultÿregulator-fixed`vwl1271ow@‡w@ #ú(p9KîQî compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,#tlb-entriesstatusreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressreg-shiftcurrent-speedgpmc,mux-add-datagpmc,wait-pinmultipointnum-epsram-bitsinterface-typeusb-phypowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsregulator-always-ongpiostartup-delay-usenable-active-high