Ð þí ¨8P( XFcompulab,omap3-sbc-t3530compulab,omap3-cm-t3530ti,omap34xxti,omap3 +!7CompuLab SBC-T3530 with CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/connector m/connectorcpus+cpu@0arm,cortex-a8vcpu‚†�cpu™“à(§èHà˜Ð�g8¡ O€dp`ð 'À™p¸pmu@54000000arm,cortex-a8-pmu‚T€ÄÏdebugsssocti,omap-inframpu ti,omap3-mpuÏmpuiva ti,iva2.2Ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‚hÄ +ÙÏl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÙHscm@2000ti,omap3-scmsimple-bus‚ + Ù pinmux@30 ti,omap3-padconfpinctrl-single‚08+àñ$ÿAdefaultOpinmux_uart3_pinsYnpmäsäpinmux_mmc1_pins0Ymñsñpinmux_green_led_pinsY²mspinmux_dss_dpi_pins_common°Y¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚmspinmux_dss_dpi_pins_cm_t35x0Y¬®°²´¶mspinmux_ads7846_pinsYŠmísípinmux_mcspi1_pins Y˜šœžmìsìpinmux_i2c1_pinsYŠŒmåsåpinmux_mcbsp2_pins Y møsøpinmux_smsc1_pinsYˆjmspinmux_hsusb0_pins`Yrtvxz|~€‚„†ˆmspinmux_twl4030_pinsY°Amæsæpinmux_mmc2_pinsPY(*,.02468:môsôpinmux_smsc2_pinsY†¢mspinmux_tfp410_pinsY„mspinmux_i2c3_pinsY’”mësëpinmux_sb_t35_audio_ampY˜mspinmux_sb_t35_usb_hub_pinsYmsscm_conf@270sysconsimple-bus‚p0+ Ùp0mspbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‚°{pbias_mmc_omap2430‚pbias_mmc_omap2430‘w@©-ÆÀmðsðclocks+mcbsp5_mux_fck@68Áti,composite-mux-clock†Î‚hm s mcbsp5_fckÁti,composite-clock† mûsûmcbsp1_mux_fck@4Áti,composite-mux-clock†Î‚m s mcbsp1_fckÁti,composite-clock† mösömcbsp2_mux_fck@4Áti,composite-mux-clock† ΂msmcbsp2_fckÁti,composite-clock† m÷s÷mcbsp3_mux_fck@68Áti,composite-mux-clock† ‚hmsmcbsp3_fckÁti,composite-clock†mùsùmcbsp4_mux_fck@68Áti,composite-mux-clock† ΂hmsmcbsp4_fckÁti,composite-clock†músúclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‚ \+àñ$ÿpinmux_twl4030_vpins Ymçsçaes@480c5000 ti,omap3-aesÏaes‚H PPÄÛABàtxrxprm@48306000 ti,omap3-prm‚H0`@Ä clocks+virt_16_8m_ckÁ fixed-clockêYmsosc_sys_ck@d40Á ti,mux-clock†‚ @mssys_ck@1270Áti,divider-clock†Îú‚pmssys_clkout1@d70Áti,gate-clock†‚ pÎdpll3_x2_ckÁfixed-factor-clock†'dpll3_m2x2_ckÁfixed-factor-clock†'msdpll4_x2_ckÁfixed-factor-clock†'corex2_fckÁfixed-factor-clock†'m s wkup_l4_ickÁfixed-factor-clock†'mOsOcorex2_d3_fckÁfixed-factor-clock† 'm†s†corex2_d5_fckÁfixed-factor-clock† 'm‡s‡clockdomainscm@48004000 ti,omap3-cm‚H@@clocks+dummy_apb_pclkÁ fixed-clockêomap_32k_fckÁ fixed-clockê€mAsAvirt_12m_ckÁ fixed-clockê·msvirt_13m_ckÁ fixed-clockêÆ]@msvirt_19200000_ckÁ fixed-clockê$ømsvirt_26000000_ckÁ fixed-clockꌺ€msvirt_38_4m_ckÁ fixed-clockêIðmsdpll4_ck@d00Áti,omap3-dpll-per-clock†‚ D 0msdpll4_m2_ck@d48Áti,divider-clock†ú?‚ Hm!s!dpll4_m2x2_mul_ckÁfixed-factor-clock†!'m"s"dpll4_m2x2_ck@d00Áti,gate-clock†"΂ 1m#s#omap_96m_alwon_fckÁfixed-factor-clock†#'m*s*dpll3_ck@d00Áti,omap3-dpll-core-clock†‚ @ 0msdpll3_m3_ck@1140Áti,divider-clock†Îú‚@m$s$dpll3_m3x2_mul_ckÁfixed-factor-clock†$'m%s%dpll3_m3x2_ck@d00Áti,gate-clock†%Î ‚ 1m&s&emu_core_alwon_ckÁfixed-factor-clock†&'mcscsys_altclkÁ fixed-clockêm/s/mcbsp_clksÁ fixed-clockêmsdpll3_m2_ck@d40Áti,divider-clock†Îú‚ @mscore_ckÁfixed-factor-clock†'m's'dpll1_fck@940Áti,divider-clock†'Îú‚ @m(s(dpll1_ck@904Áti,omap3-dpll-clock†(‚  $ @ 4msdpll1_x2_ckÁfixed-factor-clock†'m)s)dpll1_x2m2_ck@944Áti,divider-clock†)ú‚ Dm=s=cm_96m_fckÁfixed-factor-clock†*'m+s+omap_96m_fck@d40Á ti,mux-clock†+΂ @mFsFdpll4_m3_ck@e40Áti,divider-clock†Îú ‚@m,s,dpll4_m3x2_mul_ckÁfixed-factor-clock†,'m-s-dpll4_m3x2_ck@d00Áti,gate-clock†-΂ 1m.s.omap_54m_fck@d40Á ti,mux-clock†./΂ @m9s9cm_96m_d2_fckÁfixed-factor-clock†+'m0s0omap_48m_fck@d40Á ti,mux-clock†0/΂ @m1s1omap_12m_fckÁfixed-factor-clock†1'mHsHdpll4_m4_ck@e40Áti,divider-clock†ú ‚@m2s2dpll4_m4x2_mul_ckÁti,fixed-factor-clock†2GUbm3s3dpll4_m4x2_ck@d00Áti,gate-clock†3΂ 1bmŠsŠdpll4_m5_ck@f40Áti,divider-clock†ú?‚@m4s4dpll4_m5x2_mul_ckÁti,fixed-factor-clock†4GUbm5s5dpll4_m5x2_ck@d00Áti,gate-clock†5΂ 1bmkskdpll4_m6_ck@1140Áti,divider-clock†Îú?‚@m6s6dpll4_m6x2_mul_ckÁfixed-factor-clock†6'm7s7dpll4_m6x2_ck@d00Áti,gate-clock†7΂ 1m8s8emu_per_alwon_ckÁfixed-factor-clock†8'mdsdclkout2_src_gate_ck@d70Á ti,composite-no-wait-gate-clock†'΂ pm:s:clkout2_src_mux_ck@d70Áti,composite-mux-clock†'+9‚ pm;s;clkout2_src_ckÁti,composite-clock†:;m<s<sys_clkout2@d70Áti,divider-clock†<Îú@‚ pumpu_ckÁfixed-factor-clock†='m>s>arm_fck@924Áti,divider-clock†>‚ $úemu_mpu_alwon_ckÁfixed-factor-clock†>'mesel3_ick@a40Áti,divider-clock†'ú‚ @m?s?l4_ick@a40Áti,divider-clock†?Îú‚ @m@s@rm_ick@c40Áti,divider-clock†@Îú‚ @gpt10_gate_fck@a00Áti,composite-gate-clock†Î ‚ mBsBgpt10_mux_fck@a40Áti,composite-mux-clock†A΂ @mCsCgpt10_fckÁti,composite-clock†BCgpt11_gate_fck@a00Áti,composite-gate-clock†Î ‚ mDsDgpt11_mux_fck@a40Áti,composite-mux-clock†A΂ @mEsEgpt11_fckÁti,composite-clock†DEcore_96m_fckÁfixed-factor-clock†F'msmmchs2_fck@a00Áti,wait-gate-clock†‚ Îmµsµmmchs1_fck@a00Áti,wait-gate-clock†‚ Îm¶s¶i2c3_fck@a00Áti,wait-gate-clock†‚ Îm·s·i2c2_fck@a00Áti,wait-gate-clock†‚ Îm¸s¸i2c1_fck@a00Áti,wait-gate-clock†‚ Îm¹s¹mcbsp5_gate_fck@a00Áti,composite-gate-clock†Î ‚ msmcbsp1_gate_fck@a00Áti,composite-gate-clock†Î ‚ m s core_48m_fckÁfixed-factor-clock†1'mGsGmcspi4_fck@a00Áti,wait-gate-clock†G‚ Îmºsºmcspi3_fck@a00Áti,wait-gate-clock†G‚ Îm»s»mcspi2_fck@a00Áti,wait-gate-clock†G‚ Îm¼s¼mcspi1_fck@a00Áti,wait-gate-clock†G‚ Îm½s½uart2_fck@a00Áti,wait-gate-clock†G‚ Îm¾s¾uart1_fck@a00Áti,wait-gate-clock†G‚ Î m¿s¿core_12m_fckÁfixed-factor-clock†H'mIsIhdq_fck@a00Áti,wait-gate-clock†I‚ ÎmÀsÀcore_l3_ickÁfixed-factor-clock†?'mJsJsdrc_ick@a10Áti,wait-gate-clock†J‚ Îm‹s‹gpmc_fckÁfixed-factor-clock†J'core_l4_ickÁfixed-factor-clock†@'mKsKmmchs2_ick@a10Áti,omap3-interface-clock†K‚ ÎmÁsÁmmchs1_ick@a10Áti,omap3-interface-clock†K‚ ÎmÂsÂhdq_ick@a10Áti,omap3-interface-clock†K‚ ÎmÃsÃmcspi4_ick@a10Áti,omap3-interface-clock†K‚ ÎmÄsÄmcspi3_ick@a10Áti,omap3-interface-clock†K‚ ÎmÅsÅmcspi2_ick@a10Áti,omap3-interface-clock†K‚ ÎmÆsÆmcspi1_ick@a10Áti,omap3-interface-clock†K‚ ÎmÇsÇi2c3_ick@a10Áti,omap3-interface-clock†K‚ ÎmÈsÈi2c2_ick@a10Áti,omap3-interface-clock†K‚ ÎmÉsÉi2c1_ick@a10Áti,omap3-interface-clock†K‚ ÎmÊsÊuart2_ick@a10Áti,omap3-interface-clock†K‚ ÎmËsËuart1_ick@a10Áti,omap3-interface-clock†K‚ Î mÌsÌgpt11_ick@a10Áti,omap3-interface-clock†K‚ Î mÍsÍgpt10_ick@a10Áti,omap3-interface-clock†K‚ Î mÎsÎmcbsp5_ick@a10Áti,omap3-interface-clock†K‚ Î mÏsÏmcbsp1_ick@a10Áti,omap3-interface-clock†K‚ Î mÐsÐomapctrl_ick@a10Áti,omap3-interface-clock†K‚ ÎmÑsÑdss_tv_fck@e00Áti,gate-clock†9‚Îm°s°dss_96m_fck@e00Áti,gate-clock†F‚Îm±s±dss2_alwon_fck@e00Áti,gate-clock†‚Îm²s²dummy_ckÁ fixed-clockêgpt1_gate_fck@c00Áti,composite-gate-clock†Î‚ mLsLgpt1_mux_fck@c40Áti,composite-mux-clock†A‚ @mMsMgpt1_fckÁti,composite-clock†LMaes2_ick@a10Áti,omap3-interface-clock†K΂ mÒsÒwkup_32k_fckÁfixed-factor-clock†A'mNsNgpio1_dbck@c00Áti,gate-clock†N‚ Îm§s§sha12_ick@a10Áti,omap3-interface-clock†K‚ ÎmÓsÓwdt2_fck@c00Áti,wait-gate-clock†N‚ Îm¨s¨wdt2_ick@c10Áti,omap3-interface-clock†O‚ Îm©s©wdt1_ick@c10Áti,omap3-interface-clock†O‚ Îmªsªgpio1_ick@c10Áti,omap3-interface-clock†O‚ Îm«s«omap_32ksync_ick@c10Áti,omap3-interface-clock†O‚ Îm¬s¬gpt12_ick@c10Áti,omap3-interface-clock†O‚ Îm­s­gpt1_ick@c10Áti,omap3-interface-clock†O‚ Îm®s®per_96m_fckÁfixed-factor-clock†*'m s per_48m_fckÁfixed-factor-clock†1'mPsPuart3_fck@1000Áti,wait-gate-clock†P‚Î m�s�gpt2_gate_fck@1000Áti,composite-gate-clock†Î‚mQsQgpt2_mux_fck@1040Áti,composite-mux-clock†A‚@mRsRgpt2_fckÁti,composite-clock†QRgpt3_gate_fck@1000Áti,composite-gate-clock†Î‚mSsSgpt3_mux_fck@1040Áti,composite-mux-clock†A΂@mTsTgpt3_fckÁti,composite-clock†STgpt4_gate_fck@1000Áti,composite-gate-clock†Î‚mUsUgpt4_mux_fck@1040Áti,composite-mux-clock†A΂@mVsVgpt4_fckÁti,composite-clock†UVgpt5_gate_fck@1000Áti,composite-gate-clock†Î‚mWsWgpt5_mux_fck@1040Áti,composite-mux-clock†A΂@mXsXgpt5_fckÁti,composite-clock†WXgpt6_gate_fck@1000Áti,composite-gate-clock†Î‚mYsYgpt6_mux_fck@1040Áti,composite-mux-clock†A΂@mZsZgpt6_fckÁti,composite-clock†YZgpt7_gate_fck@1000Áti,composite-gate-clock†Î‚m[s[gpt7_mux_fck@1040Áti,composite-mux-clock†A΂@m\s\gpt7_fckÁti,composite-clock†[\gpt8_gate_fck@1000Áti,composite-gate-clock†Î ‚m]s]gpt8_mux_fck@1040Áti,composite-mux-clock†A΂@m^s^gpt8_fckÁti,composite-clock†]^gpt9_gate_fck@1000Áti,composite-gate-clock†Î ‚m_s_gpt9_mux_fck@1040Áti,composite-mux-clock†A΂@m`s`gpt9_fckÁti,composite-clock†_`per_32k_alwon_fckÁfixed-factor-clock†A'masagpio6_dbck@1000Áti,gate-clock†a‚ÎmŽsŽgpio5_dbck@1000Áti,gate-clock†a‚Îm�s�gpio4_dbck@1000Áti,gate-clock†a‚Îm�s�gpio3_dbck@1000Áti,gate-clock†a‚Îm‘s‘gpio2_dbck@1000Áti,gate-clock†a‚Î m’s’wdt3_fck@1000Áti,wait-gate-clock†a‚Î m“s“per_l4_ickÁfixed-factor-clock†@'mbsbgpio6_ick@1010Áti,omap3-interface-clock†b‚Îm”s”gpio5_ick@1010Áti,omap3-interface-clock†b‚Îm•s•gpio4_ick@1010Áti,omap3-interface-clock†b‚Îm–s–gpio3_ick@1010Áti,omap3-interface-clock†b‚Îm—s—gpio2_ick@1010Áti,omap3-interface-clock†b‚Î m˜s˜wdt3_ick@1010Áti,omap3-interface-clock†b‚Î m™s™uart3_ick@1010Áti,omap3-interface-clock†b‚Î mšsšuart4_ick@1010Áti,omap3-interface-clock†b‚Îm›s›gpt9_ick@1010Áti,omap3-interface-clock†b‚Î mœsœgpt8_ick@1010Áti,omap3-interface-clock†b‚Î m�s�gpt7_ick@1010Áti,omap3-interface-clock†b‚Îmžsžgpt6_ick@1010Áti,omap3-interface-clock†b‚ÎmŸsŸgpt5_ick@1010Áti,omap3-interface-clock†b‚Îm s gpt4_ick@1010Áti,omap3-interface-clock†b‚Îm¡s¡gpt3_ick@1010Áti,omap3-interface-clock†b‚Îm¢s¢gpt2_ick@1010Áti,omap3-interface-clock†b‚Îm£s£mcbsp2_ick@1010Áti,omap3-interface-clock†b‚Îm¤s¤mcbsp3_ick@1010Áti,omap3-interface-clock†b‚Îm¥s¥mcbsp4_ick@1010Áti,omap3-interface-clock†b‚Îm¦s¦mcbsp2_gate_fck@1000Áti,composite-gate-clock†Î‚m s mcbsp3_gate_fck@1000Áti,composite-gate-clock†Î‚msmcbsp4_gate_fck@1000Áti,composite-gate-clock†Î‚msemu_src_mux_ck@1140Á ti,mux-clock†cde‚@mfsfemu_src_ckÁti,clkdm-gate-clock†fmgsgpclk_fck@1140Áti,divider-clock†gÎú‚@pclkx2_fck@1140Áti,divider-clock†gÎú‚@atclk_fck@1140Áti,divider-clock†gÎú‚@traceclk_src_fck@1140Á ti,mux-clock†cde΂@mhshtraceclk_fck@1140Áti,divider-clock†hÎ ú‚@secure_32k_fckÁ fixed-clockê€misigpt12_fckÁfixed-factor-clock†i'wdt1_fckÁfixed-factor-clock†i'security_l4_ick2Áfixed-factor-clock†@'mjsjaes1_ick@a14Áti,omap3-interface-clock†j΂ rng_ick@a14Áti,omap3-interface-clock†j‚ Îsha11_ick@a14Áti,omap3-interface-clock†j‚ Îdes1_ick@a14Áti,omap3-interface-clock†j‚ Îcam_mclk@f00Áti,gate-clock†k΂bcam_ick@f10Á!ti,omap3-no-wait-interface-clock†@‚ÎmÚsÚcsi2_96m_fck@f00Áti,gate-clock†‚ÎmÛsÛsecurity_l3_ickÁfixed-factor-clock†?'mlslpka_ick@a14Áti,omap3-interface-clock†l‚ Îicr_ick@a10Áti,omap3-interface-clock†K‚ Îdes2_ick@a10Áti,omap3-interface-clock†K‚ Îmspro_ick@a10Áti,omap3-interface-clock†K‚ Îmailboxes_ick@a10Áti,omap3-interface-clock†K‚ Îssi_l4_ickÁfixed-factor-clock†@'mssssr1_fck@c00Áti,wait-gate-clock†‚ Îsr2_fck@c00Áti,wait-gate-clock†‚ Îsr_l4_ickÁfixed-factor-clock†@'dpll2_fck@40Áti,divider-clock†'Îú‚@mmsmdpll2_ck@4Áti,omap3-dpll-clock†m‚$@4‹�¥mnsndpll2_m2_ck@44Áti,divider-clock†nú‚Dmosoiva2_ck@0Áti,wait-gate-clock†o‚ÎmÜsÜmodem_fck@a00Áti,omap3-interface-clock†‚ ÎmÝsÝsad2d_ick@a10Áti,omap3-interface-clock†?‚ ÎmÞsÞmad2d_ick@a18Áti,omap3-interface-clock†?‚ Îmßsßmspro_fck@a00Áti,wait-gate-clock†‚ Îssi_ssr_gate_fck_3430es2@a00Á ti,composite-no-wait-gate-clock† ΂ mpspssi_ssr_div_fck_3430es2@a40Áti,composite-divider-clock† ΂ @$¹mqsqssi_ssr_fck_3430es2Áti,composite-clock†pqmrsrssi_sst_fck_3430es2Áfixed-factor-clock†r'm s hsotgusb_ick_3430es2@a10Á"ti,omap3-hsotgusb-interface-clock†J‚ ÎmŒsŒssi_ick_3430es2@a10Áti,omap3-ssi-interface-clock†s‚ Îm s usim_gate_fck@c00Áti,composite-gate-clock†FÎ ‚ m~s~sys_d2_ckÁfixed-factor-clock†'musuomap_96m_d2_fckÁfixed-factor-clock†F'mvsvomap_96m_d4_fckÁfixed-factor-clock†F'mwswomap_96m_d8_fckÁfixed-factor-clock†F'mxsxomap_96m_d10_fckÁfixed-factor-clock†F' mysydpll5_m2_d4_ckÁfixed-factor-clock†t'mzszdpll5_m2_d8_ckÁfixed-factor-clock†t'm{s{dpll5_m2_d16_ckÁfixed-factor-clock†t'm|s|dpll5_m2_d20_ckÁfixed-factor-clock†t'm}s}usim_mux_fck@c40Áti,composite-mux-clock(†uvwxyz{|}΂ @msusim_fckÁti,composite-clock†~usim_ick@c10Áti,omap3-interface-clock†O‚ Î m¯s¯dpll5_ck@d04Áti,omap3-dpll-clock†‚  $ L 4‹�m€s€dpll5_m2_ck@d50Áti,divider-clock†€ú‚ Pmtstsgx_gate_fck@b00Áti,composite-gate-clock†'΂ mˆsˆcore_d3_ckÁfixed-factor-clock†''m�s�core_d4_ckÁfixed-factor-clock†''m‚s‚core_d6_ckÁfixed-factor-clock†''mƒsƒomap_192m_alwon_fckÁfixed-factor-clock†#'m„s„core_d2_ckÁfixed-factor-clock†''m…s…sgx_mux_fck@b40Áti,composite-mux-clock †�‚ƒ+„…†‡‚ @m‰s‰sgx_fckÁti,composite-clock†ˆ‰sgx_ick@b10Áti,wait-gate-clock†?‚ Îmàsàcpefuse_fck@a08Áti,gate-clock†‚ ÎmÔsÔts_fck@a08Áti,gate-clock†A‚ ÎmÕsÕusbtll_fck@a08Áti,wait-gate-clock†t‚ ÎmÖsÖusbtll_ick@a18Áti,omap3-interface-clock†K‚ Îm×s×mmchs3_ick@a10Áti,omap3-interface-clock†K‚ ÎmØsØmmchs3_fck@a00Áti,wait-gate-clock†‚ ÎmÙsÙdss1_alwon_fck_3430es2@e00Áti,dss-gate-clock†ŠÎ‚bm³s³dss_ick_3430es2@e10Áti,omap3-dss-interface-clock†@‚Îm´s´usbhost_120m_fck@1400Áti,gate-clock†t‚Îmásáusbhost_48m_fck@1400Áti,dss-gate-clock†1‚Îmâsâusbhost_ick@1410Áti,omap3-dss-interface-clock†@‚Îmãsãclockdomainscore_l3_clkdmti,clockdomain†‹Œdpll3_clkdmti,clockdomain†dpll1_clkdmti,clockdomain†per_clkdmti,clockdomainh†�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦emu_clkdmti,clockdomain†gdpll4_clkdmti,clockdomain†wkup_clkdmti,clockdomain$†§¨©ª«¬­®¯dss_clkdmti,clockdomain†°±²³´core_l4_clkdmti,clockdomain”†µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomain†ÚÛiva2_clkdmti,clockdomain†Üdpll2_clkdmti,clockdomain†nd2d_clkdmti,clockdomain †ÝÞßdpll5_clkdmti,clockdomain†€sgx_clkdmti,clockdomain†àusbhost_clkdmti,clockdomain †áâãcounter@48320000ti,omap-counter32k‚H2  Ïcounter_32kinterrupt-controller@48200000ti,omap3-intcñà‚H msdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma‚H`Ä ÅÐ Ý`msgpio@48310000ti,omap3-gpio‚H1ÄÏgpio1êü ñàgpio@49050000ti,omap3-gpio‚IÄÏgpio2ü ñàmïsïgpio@49052000ti,omap3-gpio‚I ÄÏgpio3ü ñàmsgpio@49054000ti,omap3-gpio‚I@Ä Ïgpio4ü ñàgpio@49056000ti,omap3-gpio‚I`Ä!Ïgpio5ü ñàgpio@49058000ti,omap3-gpio‚I€Ä"Ïgpio6ü ñàmsserial@4806a000ti,omap3-uart‚H  HÛ12àtxrxÏuart1êÜlserial@4806c000ti,omap3-uart‚HÀIÛ34àtxrxÏuart2êÜlserial@49020000ti,omap3-uart‚IJÛ56àtxrxÏuart3êÜlAdefaultOäi2c@48070000 ti,omap3-i2c‚H€Ä8Ûàtxrx+Ïi2c1AdefaultOåê€at24@50 at24,24c02,‚Ptwl@48‚HÄ  ti,twl4030ñàAdefaultOæçaudioti,twl4030-audiocodecrtcti,twl4030-rtcÄ bciti,twl4030-bciÄ 5èwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1‘ 'À© msregulator-vdacti,twl4030-vdac‘w@©w@m s regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1‘:�©0°mòsòregulator-vmmc2ti,twl4030-vmmc2‘:�©0°regulator-vusb1v5ti,twl4030-vusb1v5méséregulator-vusb1v8ti,twl4030-vusb1v8mêsêregulator-vusb3v1ti,twl4030-vusb3v1mèsèregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2‘w@©w@regulator-vsimti,twl4030-vsim‘w@©-ÆÀgpioti,twl4030-gpioü ñàCOmósótwl4030-usbti,twl4030-usbÄ Zéhêvè„�mspwmti,twl4030-pwm˜pwmledti,twl4030-pwmled˜pwrbuttonti,twl4030-pwrbuttonÄkeypadti,twl4030-keypadÄ£³$Æ0iglj. madcti,twl4030-madcÄÓi2c@48072000 ti,omap3-i2c‚H €Ä9Ûàtxrx+Ïi2c2i2c@48060000 ti,omap3-i2c‚H€Ä=Ûàtxrx+Ïi2c3ê€AdefaultOëat24@50 at24,24c02,‚Pmailbox@48094000ti,omap3-mailboxÏmailbox‚H @Äåñdsp   spi@48098000ti,omap2-mcspi‚H €ÄA+Ïmcspi1+@Û#$%&'()* àtx0rx0tx1rx1tx2rx2tx3rx3AdefaultOìads7846@0AdefaultOí ti,ads78469î‚Dã` ïÄ Vïclÿu~ÿ‡´—ÿ§· Ç×spi@4809a000ti,omap2-mcspi‚H  ÄB+Ïmcspi2+ Û+,-.àtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‚H €Ä[+Ïmcspi3+ Ûàtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‚H  Ä0+Ïmcspi4+ÛFGàtx0rx01w@480b2000 ti,omap3-1w‚H Ä:Ïhdq1wmmc@4809c000ti,omap3-hsmmc‚H ÀÄSÏmmc1åÛ=>àtxrxòðAdefaultOñÿ ò ómmc@480b4000ti,omap3-hsmmc‚H @ÄVÏmmc2Û/0àtxrxAdefaultOô õÿ,mmc@480ad000ti,omap3-hsmmc‚H ÐÄ^Ïmmc3ÛMNàtxrx ?disabledmmu@480bd400Fti,omap2-iommu‚H Ô€ÄÏmmu_ispSmsmmu@5d000000Fti,omap2-iommu‚]€ÄÏmmu_iva ?disabledwdt@48314000 ti,omap3-wdt‚H1@€ Ïwd_timer2mcbsp@48074000ti,omap3-mcbsp‚H@ÿcmpu Ä;< mcommontxrx}€Ïmcbsp1Û àtxrx†ö�fck ?disabledmcbsp@49022000ti,omap3-mcbsp‚I ÿI€ÿ cmpusidetoneÄ>?mcommontxrxsidetone}Ïmcbsp2mcbsp2_sidetoneÛ!"àtxrx†÷¤�fckick?okAdefaultOømsmcbsp@49024000ti,omap3-mcbsp‚I@ÿI ÿ cmpusidetoneÄYZmcommontxrxsidetone}€Ïmcbsp3mcbsp3_sidetoneÛàtxrx†ù¥�fckick ?disabledmcbsp@49026000ti,omap3-mcbsp‚I`ÿcmpu Ä67 mcommontxrx}€Ïmcbsp4Ûàtxrx†ú�fck ?disabledmcbsp@48096000ti,omap3-mcbsp‚H `ÿcmpu ÄQR mcommontxrx}€Ïmcbsp5Ûàtxrx†û�fck ?disabledsham@480c3000ti,omap3-shamÏsham‚H 0dÄ1ÛEàrxsmartreflex@480cb000ti,omap3-smartreflex-coreÏsmartreflex_core‚H °Äsmartreflex@480c9000ti,omap3-smartreflex-ivaÏsmartreflex_mpu_iva‚H �Ätimer@48318000ti,omap3430-timer‚H1€Ä%Ïtimer1Œtimer@49032000ti,omap3430-timer‚I Ä&Ïtimer2timer@49034000ti,omap3430-timer‚I@Ä'Ïtimer3timer@49036000ti,omap3430-timer‚I`Ä(Ïtimer4timer@49038000ti,omap3430-timer‚I€Ä)Ïtimer5›timer@4903a000ti,omap3430-timer‚I Ä*Ïtimer6›timer@4903c000ti,omap3430-timer‚IÀÄ+Ïtimer7›timer@4903e000ti,omap3430-timer‚IàÄ,Ïtimer8¨›timer@49040000ti,omap3430-timer‚IÄ-Ïtimer9¨timer@48086000ti,omap3430-timer‚H`Ä.Ïtimer10¨timer@48088000ti,omap3430-timer‚H€Ä/Ïtimer11¨timer@48304000ti,omap3430-timer‚H0@Ä_Ïtimer12Œµusbhstll@48062000 ti,usbhs-tll‚H ÄN Ïusb_tll_hsusbhshost@48064000ti,usbhs-host‚H@ Ïusb_host_hs+Ù Åehci-phy Ðehci-phyohci@48064400ti,ohci-omap3‚HD ÄLehci@48064800 ti,ehci-omap‚HH ÄMÛüýgpmc@6e000000ti,omap3430-gpmcÏgpmc‚nÐÄÛàrxtxàì+ñàü 0Ù,-mþsþnand@0,0ti,omap2-nand ‚ þÄþ sw/=xOxapxƒx–¤Z³ÁZÐêHù<x$x5ºGZ+partition@0_xloader‚partition@0x80000_uboot‚partition@0x260000_uboot environment‚&partition@0x2a0000_linux‚*@partition@0x6a0000_rootfs‚jˆethernet@gpmcsmsc,lan9221smsc,lan9115e pŠ/=–O–apƒ(³-ÁŒ–-¤Œ›$›êxФKùK»ÓG5êÿúAdefaultO Ä ‚ÿethernet@4,0smsc,lan9221smsc,lan9115AdefaultO Ä ‚ÿe pŠ/=–O–apƒ(³-ÁŒ–-¤Œ›$›êxФKùK»ÓG5êÿúusb_otg_hs@480ab000ti,omap3-musb‚H °Ä\]mmcdma Ïusb_otg_hs+6> AdefaultOGVÛ ^usb2-phyˆh2dss@48050000 ti,omap3-dss‚H?ok Ïdss_core†³�fck+ÙAdefaultOdispc@48050400ti,omap3-dispc‚HÄ Ïdss_dispc†³�fckencoder@4804fc00 ti,omap3-dsi‚HüHþ@Hÿ cprotophypllÄ ?disabled Ïdss_dsi1†³² �fcksys_clkencoder@48050800ti,omap3-rfbi‚H ?disabled Ïdss_rfbi†³´�fckickencoder@48050c00ti,omap3-venc‚H ?ok Ïdss_venc†°�fckn portendpointz Športendpointz –msssi-controller@48058000 ti,omap3-ssiÏssi?ok‚H€H�csysgddÄGmgdd_mpu+Ù †r   �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port‚H H¨ctxrx ÄCDssi-port@4805b000ti,omap3-ssi-port‚H°H¸ctxrx ÄEFpinmux@480025d8 ti,omap3-padconfpinctrl-single‚H%Ø$+àñ$ÿisp@480bc000 ti,omap3-isp‚H ÀüH Ø|Ä¡{l¨Áports+bandgap@48002524‚H%$ti,omap34xx-bandgap´memory@80000000vmemory‚€leds gpio-ledsAdefaultOledb _cm-t3x:green  Êheartbeathsusb1_power_regregulator-fixed ‚hsusb1_vbus‘2Z ©2Z àpmshsusb2_power_regregulator-fixed ‚hsusb2_vbus‘2Z ©2Z àpmshsusb1_phyusb-nop-xceiv9 ñómüsühsusb2_phyusb-nop-xceiv9 ñómýsýads7846-regregulator-fixed ‚ads7846-reg‘2Z ©2Z mîsîconnectordvi-connector_dviportendpointzm s soundti,omap-twl4030ýcm-t35 regulator-vddvarioregulator-fixed ‚vddvario mÿsÿregulator-vdd33aregulator-fixed‚vdd33a msregulator-mmc2-sdio-resetregulator-fixed‚regulator-mmc2-sdio-reset‘2Z ©2Z  ^ó #mõsõencoder ti,tfp410 6ïAdefaultOports+port@0‚endpointzm s port@1‚endpointz msaudio_ampregulator-fixed ‚audio_ampAdefaultO ^ï F  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplycd-gpiosnon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highpowerdown-gpiosenable-active-low