Ð þí¦8ý¸( îý€Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap36xxti,omap3 +07OMAP36xx/AM37xx/DM37xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“à�“às 'ÀO€ 57Èpmu@54000000arm,cortex-a8-pmuxT€®¹debugsssocti,omap-inframpu ti,omap3-mpu¹mpuiva ti,iva2.2¹ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh® +ùl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÃHscm@2000ti,omap3-scmsimple-busx + à pinmux@30 ti,omap3-padconfpinctrl-singlex08+ÊÛðÿ+default9CåIåpinmux_uart2_pins Q<>@BCäIäpinmux_i2c1_pinsQŠŒCçIçpinmux_mmc1_pins0QCñIñpinmux_mmc2_pins0Q(*,.02CóIópinmux_w3cbw003c_pinsQ„lC I pinmux_hsusb2_pins@Q¤ ¦ ¨ ª ¬ ® Ž�CIpinmux_twl4030_pinsQ°ACèIèpinmux_i2c3_pinsQ’”CíIípinmux_uart3_pinsQnpCæIæscm_conf@270sysconsimple-busxp0+ Ãp0CIpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°epbias_mmc_omap2430lpbias_mmc_omap2430{w@“-ÆÀCðIðclocks+mcbsp5_mux_fck@68«ti,composite-mux-clock|¸xhCImcbsp5_fck«ti,composite-clock|CûIûmcbsp1_mux_fck@4«ti,composite-mux-clock|¸xC I mcbsp1_fck«ti,composite-clock| C÷I÷mcbsp2_mux_fck@4«ti,composite-mux-clock| ¸xC I mcbsp2_fck«ti,composite-clock| CøIømcbsp3_mux_fck@68«ti,composite-mux-clock| xhCImcbsp3_fck«ti,composite-clock|CùIùmcbsp4_mux_fck@68«ti,composite-mux-clock| ¸xhCImcbsp4_fck«ti,composite-clock|CúIúclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ÊÛðÿpinmux_twl4030_vpins QCéIéaes@480c5000 ti,omap3-aes¹aesxH PP®ÅABÊtxrxprm@48306000 ti,omap3-prmxH0`@® clocks+virt_16_8m_ck« fixed-clockÔYCIosc_sys_ck@d40« ti,mux-clock|x @CIsys_ck@1270«ti,divider-clock|¸äxpïCIsys_clkout1@d70«ti,gate-clock|x p¸dpll3_x2_ck«fixed-factor-clock|dpll3_m2x2_ck«fixed-factor-clock|CIdpll4_x2_ck«fixed-factor-clock|corex2_fck«fixed-factor-clock|CIwkup_l4_ick«fixed-factor-clock|CNINcorex2_d3_fck«fixed-factor-clock|C…I…corex2_d5_fck«fixed-factor-clock|C†I†clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk« fixed-clockÔomap_32k_fck« fixed-clockÔ€C@I@virt_12m_ck« fixed-clockÔ·CIvirt_13m_ck« fixed-clockÔÆ]@CIvirt_19200000_ck« fixed-clockÔ$øCIvirt_26000000_ck« fixed-clockÔŒº€CIvirt_38_4m_ck« fixed-clockÔIðCIdpll4_ck@d00«ti,omap3-dpll-per-j-type-clock|x D 0CIdpll4_m2_ck@d48«ti,divider-clock|ä?x HïC I dpll4_m2x2_mul_ck«fixed-factor-clock| C!I!dpll4_m2x2_ck@d00«ti,hsdiv-gate-clock|!¸x C"I"omap_96m_alwon_fck«fixed-factor-clock|"C)I)dpll3_ck@d00«ti,omap3-dpll-core-clock|x @ 0CIdpll3_m3_ck@1140«ti,divider-clock|¸äx@ïC#I#dpll3_m3x2_mul_ck«fixed-factor-clock|#C$I$dpll3_m3x2_ck@d00«ti,hsdiv-gate-clock|$¸ x C%I%emu_core_alwon_ck«fixed-factor-clock|%CbIbsys_altclk« fixed-clockÔC.I.mcbsp_clks« fixed-clockÔCIdpll3_m2_ck@d40«ti,divider-clock|¸äx @ïCIcore_ck«fixed-factor-clock|C&I&dpll1_fck@940«ti,divider-clock|&¸äx @ïC'I'dpll1_ck@904«ti,omap3-dpll-clock|'x  $ @ 4CIdpll1_x2_ck«fixed-factor-clock|C(I(dpll1_x2m2_ck@944«ti,divider-clock|(äx DïC<I<cm_96m_fck«fixed-factor-clock|)C*I*omap_96m_fck@d40« ti,mux-clock|*¸x @CEIEdpll4_m3_ck@e40«ti,divider-clock|¸ä x@ïC+I+dpll4_m3x2_mul_ck«fixed-factor-clock|+C,I,dpll4_m3x2_ck@d00«ti,hsdiv-gate-clock|,¸x C-I-omap_54m_fck@d40« ti,mux-clock|-.¸x @C8I8cm_96m_d2_fck«fixed-factor-clock|*C/I/omap_48m_fck@d40« ti,mux-clock|/.¸x @C0I0omap_12m_fck«fixed-factor-clock|0CGIGdpll4_m4_ck@e40«ti,divider-clock|ä x@ïC1I1dpll4_m4x2_mul_ck«ti,fixed-factor-clock|11?LC2I2dpll4_m4x2_ck@d00«ti,gate-clock|2¸x LC‰I‰dpll4_m5_ck@f40«ti,divider-clock|ä?x@ïC3I3dpll4_m5x2_mul_ck«ti,fixed-factor-clock|31?LC4I4dpll4_m5x2_ck@d00«ti,hsdiv-gate-clock|4¸x LCjIjdpll4_m6_ck@1140«ti,divider-clock|¸ä?x@ïC5I5dpll4_m6x2_mul_ck«fixed-factor-clock|5C6I6dpll4_m6x2_ck@d00«ti,hsdiv-gate-clock|6¸x C7I7emu_per_alwon_ck«fixed-factor-clock|7CcIcclkout2_src_gate_ck@d70« ti,composite-no-wait-gate-clock|&¸x pC9I9clkout2_src_mux_ck@d70«ti,composite-mux-clock|&*8x pC:I:clkout2_src_ck«ti,composite-clock|9:C;I;sys_clkout2@d70«ti,divider-clock|;¸ä@x p_mpu_ck«fixed-factor-clock|<C=I=arm_fck@924«ti,divider-clock|=x $äemu_mpu_alwon_ck«fixed-factor-clock|=CdIdl3_ick@a40«ti,divider-clock|&äx @ïC>I>l4_ick@a40«ti,divider-clock|>¸äx @ïC?I?rm_ick@c40«ti,divider-clock|?¸äx @ïgpt10_gate_fck@a00«ti,composite-gate-clock|¸ x CAIAgpt10_mux_fck@a40«ti,composite-mux-clock|@¸x @CBIBgpt10_fck«ti,composite-clock|ABgpt11_gate_fck@a00«ti,composite-gate-clock|¸ x CCICgpt11_mux_fck@a40«ti,composite-mux-clock|@¸x @CDIDgpt11_fck«ti,composite-clock|CDcore_96m_fck«fixed-factor-clock|ECImmchs2_fck@a00«ti,wait-gate-clock|x ¸CµIµmmchs1_fck@a00«ti,wait-gate-clock|x ¸C¶I¶i2c3_fck@a00«ti,wait-gate-clock|x ¸C·I·i2c2_fck@a00«ti,wait-gate-clock|x ¸C¸I¸i2c1_fck@a00«ti,wait-gate-clock|x ¸C¹I¹mcbsp5_gate_fck@a00«ti,composite-gate-clock|¸ x CImcbsp1_gate_fck@a00«ti,composite-gate-clock|¸ x C I core_48m_fck«fixed-factor-clock|0CFIFmcspi4_fck@a00«ti,wait-gate-clock|Fx ¸CºIºmcspi3_fck@a00«ti,wait-gate-clock|Fx ¸C»I»mcspi2_fck@a00«ti,wait-gate-clock|Fx ¸C¼I¼mcspi1_fck@a00«ti,wait-gate-clock|Fx ¸C½I½uart2_fck@a00«ti,wait-gate-clock|Fx ¸C¾I¾uart1_fck@a00«ti,wait-gate-clock|Fx ¸ C¿I¿core_12m_fck«fixed-factor-clock|GCHIHhdq_fck@a00«ti,wait-gate-clock|Hx ¸CÀIÀcore_l3_ick«fixed-factor-clock|>CIIIsdrc_ick@a10«ti,wait-gate-clock|Ix ¸CŠIŠgpmc_fck«fixed-factor-clock|Icore_l4_ick«fixed-factor-clock|?CJIJmmchs2_ick@a10«ti,omap3-interface-clock|Jx ¸CÁIÁmmchs1_ick@a10«ti,omap3-interface-clock|Jx ¸CÂIÂhdq_ick@a10«ti,omap3-interface-clock|Jx ¸CÃIÃmcspi4_ick@a10«ti,omap3-interface-clock|Jx ¸CÄIÄmcspi3_ick@a10«ti,omap3-interface-clock|Jx ¸CÅIÅmcspi2_ick@a10«ti,omap3-interface-clock|Jx ¸CÆIÆmcspi1_ick@a10«ti,omap3-interface-clock|Jx ¸CÇIÇi2c3_ick@a10«ti,omap3-interface-clock|Jx ¸CÈIÈi2c2_ick@a10«ti,omap3-interface-clock|Jx ¸CÉIÉi2c1_ick@a10«ti,omap3-interface-clock|Jx ¸CÊIÊuart2_ick@a10«ti,omap3-interface-clock|Jx ¸CËIËuart1_ick@a10«ti,omap3-interface-clock|Jx ¸ CÌIÌgpt11_ick@a10«ti,omap3-interface-clock|Jx ¸ CÍIÍgpt10_ick@a10«ti,omap3-interface-clock|Jx ¸ CÎIÎmcbsp5_ick@a10«ti,omap3-interface-clock|Jx ¸ CÏIÏmcbsp1_ick@a10«ti,omap3-interface-clock|Jx ¸ CÐIÐomapctrl_ick@a10«ti,omap3-interface-clock|Jx ¸CÑIÑdss_tv_fck@e00«ti,gate-clock|8x¸C°I°dss_96m_fck@e00«ti,gate-clock|Ex¸C±I±dss2_alwon_fck@e00«ti,gate-clock|x¸C²I²dummy_ck« fixed-clockÔgpt1_gate_fck@c00«ti,composite-gate-clock|¸x CKIKgpt1_mux_fck@c40«ti,composite-mux-clock|@x @CLILgpt1_fck«ti,composite-clock|KLaes2_ick@a10«ti,omap3-interface-clock|J¸x CÒIÒwkup_32k_fck«fixed-factor-clock|@CMIMgpio1_dbck@c00«ti,gate-clock|Mx ¸C§I§sha12_ick@a10«ti,omap3-interface-clock|Jx ¸CÓIÓwdt2_fck@c00«ti,wait-gate-clock|Mx ¸C¨I¨wdt2_ick@c10«ti,omap3-interface-clock|Nx ¸C©I©wdt1_ick@c10«ti,omap3-interface-clock|Nx ¸CªIªgpio1_ick@c10«ti,omap3-interface-clock|Nx ¸C«I«omap_32ksync_ick@c10«ti,omap3-interface-clock|Nx ¸C¬I¬gpt12_ick@c10«ti,omap3-interface-clock|Nx ¸C­I­gpt1_ick@c10«ti,omap3-interface-clock|Nx ¸C®I®per_96m_fck«fixed-factor-clock|)C I per_48m_fck«fixed-factor-clock|0COIOuart3_fck@1000«ti,wait-gate-clock|Ox¸ CŒIŒgpt2_gate_fck@1000«ti,composite-gate-clock|¸xCPIPgpt2_mux_fck@1040«ti,composite-mux-clock|@x@CQIQgpt2_fck«ti,composite-clock|PQgpt3_gate_fck@1000«ti,composite-gate-clock|¸xCRIRgpt3_mux_fck@1040«ti,composite-mux-clock|@¸x@CSISgpt3_fck«ti,composite-clock|RSgpt4_gate_fck@1000«ti,composite-gate-clock|¸xCTITgpt4_mux_fck@1040«ti,composite-mux-clock|@¸x@CUIUgpt4_fck«ti,composite-clock|TUgpt5_gate_fck@1000«ti,composite-gate-clock|¸xCVIVgpt5_mux_fck@1040«ti,composite-mux-clock|@¸x@CWIWgpt5_fck«ti,composite-clock|VWgpt6_gate_fck@1000«ti,composite-gate-clock|¸xCXIXgpt6_mux_fck@1040«ti,composite-mux-clock|@¸x@CYIYgpt6_fck«ti,composite-clock|XYgpt7_gate_fck@1000«ti,composite-gate-clock|¸xCZIZgpt7_mux_fck@1040«ti,composite-mux-clock|@¸x@C[I[gpt7_fck«ti,composite-clock|Z[gpt8_gate_fck@1000«ti,composite-gate-clock|¸ xC\I\gpt8_mux_fck@1040«ti,composite-mux-clock|@¸x@C]I]gpt8_fck«ti,composite-clock|\]gpt9_gate_fck@1000«ti,composite-gate-clock|¸ xC^I^gpt9_mux_fck@1040«ti,composite-mux-clock|@¸x@C_I_gpt9_fck«ti,composite-clock|^_per_32k_alwon_fck«fixed-factor-clock|@C`I`gpio6_dbck@1000«ti,gate-clock|`x¸C�I�gpio5_dbck@1000«ti,gate-clock|`x¸CŽIŽgpio4_dbck@1000«ti,gate-clock|`x¸C�I�gpio3_dbck@1000«ti,gate-clock|`x¸C�I�gpio2_dbck@1000«ti,gate-clock|`x¸ C‘I‘wdt3_fck@1000«ti,wait-gate-clock|`x¸ C’I’per_l4_ick«fixed-factor-clock|?CaIagpio6_ick@1010«ti,omap3-interface-clock|ax¸C“I“gpio5_ick@1010«ti,omap3-interface-clock|ax¸C”I”gpio4_ick@1010«ti,omap3-interface-clock|ax¸C•I•gpio3_ick@1010«ti,omap3-interface-clock|ax¸C–I–gpio2_ick@1010«ti,omap3-interface-clock|ax¸ C—I—wdt3_ick@1010«ti,omap3-interface-clock|ax¸ C˜I˜uart3_ick@1010«ti,omap3-interface-clock|ax¸ C™I™uart4_ick@1010«ti,omap3-interface-clock|ax¸CšIšgpt9_ick@1010«ti,omap3-interface-clock|ax¸ C›I›gpt8_ick@1010«ti,omap3-interface-clock|ax¸ CœIœgpt7_ick@1010«ti,omap3-interface-clock|ax¸C�I�gpt6_ick@1010«ti,omap3-interface-clock|ax¸CžIžgpt5_ick@1010«ti,omap3-interface-clock|ax¸CŸIŸgpt4_ick@1010«ti,omap3-interface-clock|ax¸C I gpt3_ick@1010«ti,omap3-interface-clock|ax¸C¡I¡gpt2_ick@1010«ti,omap3-interface-clock|ax¸C¢I¢mcbsp2_ick@1010«ti,omap3-interface-clock|ax¸C£I£mcbsp3_ick@1010«ti,omap3-interface-clock|ax¸C¤I¤mcbsp4_ick@1010«ti,omap3-interface-clock|ax¸C¥I¥mcbsp2_gate_fck@1000«ti,composite-gate-clock|¸xC I mcbsp3_gate_fck@1000«ti,composite-gate-clock|¸xCImcbsp4_gate_fck@1000«ti,composite-gate-clock|¸xCIemu_src_mux_ck@1140« ti,mux-clock|bcdx@CeIeemu_src_ck«ti,clkdm-gate-clock|eCfIfpclk_fck@1140«ti,divider-clock|f¸äx@ïpclkx2_fck@1140«ti,divider-clock|f¸äx@ïatclk_fck@1140«ti,divider-clock|f¸äx@ïtraceclk_src_fck@1140« ti,mux-clock|bcd¸x@CgIgtraceclk_fck@1140«ti,divider-clock|g¸ äx@ïsecure_32k_fck« fixed-clockÔ€ChIhgpt12_fck«fixed-factor-clock|hwdt1_fck«fixed-factor-clock|hsecurity_l4_ick2«fixed-factor-clock|?CiIiaes1_ick@a14«ti,omap3-interface-clock|i¸x rng_ick@a14«ti,omap3-interface-clock|ix ¸sha11_ick@a14«ti,omap3-interface-clock|ix ¸des1_ick@a14«ti,omap3-interface-clock|ix ¸cam_mclk@f00«ti,gate-clock|j¸xLcam_ick@f10«!ti,omap3-no-wait-interface-clock|?x¸CÚIÚcsi2_96m_fck@f00«ti,gate-clock|x¸CÛIÛsecurity_l3_ick«fixed-factor-clock|>CkIkpka_ick@a14«ti,omap3-interface-clock|kx ¸icr_ick@a10«ti,omap3-interface-clock|Jx ¸des2_ick@a10«ti,omap3-interface-clock|Jx ¸mspro_ick@a10«ti,omap3-interface-clock|Jx ¸mailboxes_ick@a10«ti,omap3-interface-clock|Jx ¸ssi_l4_ick«fixed-factor-clock|?CrIrsr1_fck@c00«ti,wait-gate-clock|x ¸sr2_fck@c00«ti,wait-gate-clock|x ¸sr_l4_ick«fixed-factor-clock|?dpll2_fck@40«ti,divider-clock|&¸äx@ïClIldpll2_ck@4«ti,omap3-dpll-clock|lx$@4u‡�CmImdpll2_m2_ck@44«ti,divider-clock|mäxDïCnIniva2_ck@0«ti,wait-gate-clock|nx¸CÜIÜmodem_fck@a00«ti,omap3-interface-clock|x ¸CÝIÝsad2d_ick@a10«ti,omap3-interface-clock|>x ¸CÞIÞmad2d_ick@a18«ti,omap3-interface-clock|>x ¸CßIßmspro_fck@a00«ti,wait-gate-clock|x ¸ssi_ssr_gate_fck_3430es2@a00« ti,composite-no-wait-gate-clock|¸x CoIossi_ssr_div_fck_3430es2@a40«ti,composite-divider-clock|¸x @$£CpIpssi_ssr_fck_3430es2«ti,composite-clock|opCqIqssi_sst_fck_3430es2«fixed-factor-clock|qCIhsotgusb_ick_3430es2@a10«"ti,omap3-hsotgusb-interface-clock|Ix ¸C‹I‹ssi_ick_3430es2@a10«ti,omap3-ssi-interface-clock|rx ¸CIusim_gate_fck@c00«ti,composite-gate-clock|E¸ x C}I}sys_d2_ck«fixed-factor-clock|CtItomap_96m_d2_fck«fixed-factor-clock|ECuIuomap_96m_d4_fck«fixed-factor-clock|ECvIvomap_96m_d8_fck«fixed-factor-clock|ECwIwomap_96m_d10_fck«fixed-factor-clock|E CxIxdpll5_m2_d4_ck«fixed-factor-clock|sCyIydpll5_m2_d8_ck«fixed-factor-clock|sCzIzdpll5_m2_d16_ck«fixed-factor-clock|sC{I{dpll5_m2_d20_ck«fixed-factor-clock|sC|I|usim_mux_fck@c40«ti,composite-mux-clock(|tuvwxyz{|¸x @ïC~I~usim_fck«ti,composite-clock|}~usim_ick@c10«ti,omap3-interface-clock|Nx ¸ C¯I¯dpll5_ck@d04«ti,omap3-dpll-clock|x  $ L 4u‡CIdpll5_m2_ck@d50«ti,divider-clock|äx PïCsIssgx_gate_fck@b00«ti,composite-gate-clock|&¸x C‡I‡core_d3_ck«fixed-factor-clock|&C€I€core_d4_ck«fixed-factor-clock|&C�I�core_d6_ck«fixed-factor-clock|&C‚I‚omap_192m_alwon_fck«fixed-factor-clock|"CƒIƒcore_d2_ck«fixed-factor-clock|&C„I„sgx_mux_fck@b40«ti,composite-mux-clock |€�‚*ƒ„…†x @CˆIˆsgx_fck«ti,composite-clock|‡ˆsgx_ick@b10«ti,wait-gate-clock|>x ¸CàIàcpefuse_fck@a08«ti,gate-clock|x ¸CÔIÔts_fck@a08«ti,gate-clock|@x ¸CÕIÕusbtll_fck@a08«ti,wait-gate-clock|sx ¸CÖIÖusbtll_ick@a18«ti,omap3-interface-clock|Jx ¸C×I×mmchs3_ick@a10«ti,omap3-interface-clock|Jx ¸CØIØmmchs3_fck@a00«ti,wait-gate-clock|x ¸CÙIÙdss1_alwon_fck_3430es2@e00«ti,dss-gate-clock|‰¸xLC³I³dss_ick_3430es2@e10«ti,omap3-dss-interface-clock|?x¸C´I´usbhost_120m_fck@1400«ti,gate-clock|sx¸CáIáusbhost_48m_fck@1400«ti,dss-gate-clock|0x¸CâIâusbhost_ick@1410«ti,omap3-dss-interface-clock|?x¸CãIãuart4_fck@1000«ti,wait-gate-clock|Ox¸C¦I¦clockdomainscore_l3_clkdmti,clockdomain|Š‹dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|§¨©ª«¬­®¯dss_clkdmti,clockdomain|°±²³´core_l4_clkdmti,clockdomain”|µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomain|ÚÛiva2_clkdmti,clockdomain|Üdpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |ÝÞßdpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|àusbhost_clkdmti,clockdomain |áâãcounter@48320000ti,omap-counter32kxH2  ¹counter_32kinterrupt-controller@48200000ti,omap3-intcÛÊxH CIdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`® ¯º Ç`CIgpio@48310000ti,omap3-gpioxH1®¹gpio1ÔæöÛÊC I gpio@49050000ti,omap3-gpioxI®¹gpio2æöÛÊC I gpio@49052000ti,omap3-gpioxI ®¹gpio3æöÛÊCIgpio@49054000ti,omap3-gpioxI@® ¹gpio4æöÛÊgpio@49056000ti,omap3-gpioxI`®!¹gpio5æöÛÊgpio@49058000ti,omap3-gpioxI€®"¹gpio6æöÛÊCIserial@4806a000ti,omap3-uartxH  HÅ12Êtxrx¹uart1ÔÜlserial@4806c000ti,omap3-uartxHÀIÅ34Êtxrx¹uart2ÔÜl+default9äserial@49020000ti,omap3-uartxIJånÅ56Êtxrx¹uart3ÔÜl+default9æi2c@48070000 ti,omap3-i2cxH€®8ÅÊtxrx+¹i2c1+default9çÔ'¬@twl@48xH®  ti,twl4030ÛÊ+default9èéaudioti,twl4030-audiocodecrtcti,twl4030-rtc® bciti,twl4030-bci® êwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1{ 'À“ regulator-vdacti,twl4030-vdac{w@“w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1{:�“0°CòIòregulator-vmmc2ti,twl4030-vmmc2{:�“0°regulator-vusb1v5ti,twl4030-vusb1v5CëIëregulator-vusb1v8ti,twl4030-vusb1v8CìIìregulator-vusb3v1ti,twl4030-vusb3v1CêIêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2{w@“w@regulator-vsimti,twl4030-vsim{w@“-ÆÀgpioti,twl4030-gpioæöÛÊ$twl4030-usbti,twl4030-usb® 0ë>ìLêZcCIpwmti,twl4030-pwmnpwmledti,twl4030-pwmlednCIpwrbuttonti,twl4030-pwrbutton®keypadti,twl4030-keypad®y‰madcti,twl4030-madc®œi2c@48072000 ti,omap3-i2cxH €®9ÅÊtxrx+¹i2c2 ®disabledi2c@48060000 ti,omap3-i2cxH€®=ÅÊtxrx+¹i2c3+default9íÔ† eeprom@51 atmel,24c01xQµlis33de@1dst,lis33dest,lis3lv02dx¾îÉï×éû  1 CQ_n}Œ›ª¹xÈx׌æ&õ&î ®disabledmailbox@48094000ti,omap3-mailbox¹mailboxxH @®1dsp C Nspi@48098000ti,omap2-mcspixH €®A+¹mcspi1Y@Å#$%&'()* Êtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  ®B+¹mcspi2Y Å+,-.Êtx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €®[+¹mcspi3Y ÅÊtx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  ®0+¹mcspi4YÅFGÊtx0rx01w@480b2000 ti,omap3-1wxH ®:¹hdq1wmmc@4809c000ti,omap3-hsmmcxH À®S¹mmc1gÅ=>Êtxrxtð+default9ñ�ò�mmc@480b4000ti,omap3-hsmmcxH @®V¹mmc2Å/0Êtxrx+default9ó�ô—õ¤ö�´Ámmc@480ad000ti,omap3-hsmmcxH Ю^¹mmc3ÅMNÊtxrx ®disabledmmu@480bd400Ïti,omap2-iommuxH Ô€®¹mmu_ispÜCImmu@5d000000Ïti,omap2-iommux]€®¹mmu_iva ®disabledwdt@48314000 ti,omap3-wdtxH1@€ ¹wd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿìmpu ®;< öcommontxrx€¹mcbsp1Å Êtxrx|÷ƒfck ®disabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ ìmpusidetone®>?öcommontxrxsidetone¹mcbsp2mcbsp2_sidetoneÅ!"Êtxrx|ø£ƒfckick®okayCImcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ ìmpusidetone®YZöcommontxrxsidetone€¹mcbsp3mcbsp3_sidetoneÅÊtxrx|ù¤ƒfckick ®disabledmcbsp@49026000ti,omap3-mcbspxI`ÿìmpu ®67 öcommontxrx€¹mcbsp4ÅÊtxrx|úƒfck ®disabledmcbsp@48096000ti,omap3-mcbspxH `ÿìmpu ®QR öcommontxrx€¹mcbsp5ÅÊtxrx|ûƒfck ®disabledsham@480c3000ti,omap3-sham¹shamxH 0d®1ÅEÊrxsmartreflex@480cb000ti,omap3-smartreflex-core¹smartreflex_corexH °®smartreflex@480c9000ti,omap3-smartreflex-iva¹smartreflex_mpu_ivaxH �®timer@48318000ti,omap3430-timerxH1€®%¹timer1timer@49032000ti,omap3430-timerxI ®&¹timer2timer@49034000ti,omap3430-timerxI@®'¹timer3timer@49036000ti,omap3430-timerxI`®(¹timer4timer@49038000ti,omap3430-timerxI€®)¹timer5$timer@4903a000ti,omap3430-timerxI ®*¹timer6$timer@4903c000ti,omap3430-timerxIÀ®+¹timer7$timer@4903e000ti,omap3430-timerxIà®,¹timer81$timer@49040000ti,omap3430-timerxI®-¹timer91timer@48086000ti,omap3430-timerxH`®.¹timer101timer@48088000ti,omap3430-timerxH€®/¹timer111timer@48304000ti,omap3430-timerxH0@®_¹timer12>usbhstll@48062000 ti,usbhs-tllxH ®N ¹usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ ¹usb_host_hs+à Nehci-phyohci@48064400ti,ohci-omap3xHD ®Lehci@48064800 ti,ehci-omapxHH ®MYügpmc@6e000000ti,omap3430-gpmc¹gpmcxnЮÅÊrxtx^j+ÛÊæö0Ã0+,CýIýnand@0,0ti,omap2-nand|micron,mt29c4g96maz x ý®‹š¬bch8¼ÍÛ,í,ÿ"!,4(C6R@aRrRƒ(•+partition@0­SPLxpartition@80000­U-Bootxpartition@1c0000 ­Environmentx$partition@280000­Kernelx(€partition@780000 ­Filesystemx¨ethernet@gpmcsmsc,lan9221smsc,lan9115³¾ÍÛ*í$ÿ ! ÐC*Þ4$a<r6R$앃*7Qkþ{ÿ‰– xÿ ®ethernet@4,0smsc,lan9221smsc,lan9115³¾ÍÛ*í$ÿ ! ÐC*Þ4$a<r6R$앃*7Qkþ{ÿ‰– xÿ ®usb_otg_hs@480ab000ti,omap3-musbxH °®\]ömcdma ¹usb_otg_hs¬·¿ È×Y ßusb2-phy^é2dss@48050000 ti,omap3-dssxH ®disabled ¹dss_core|³ƒfck+Ãdispc@48050400ti,omap3-dispcxH® ¹dss_dispc|³ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ ìprotophypll® ®disabled ¹dss_dsi1|³² ƒfcksys_clkencoder@48050800ti,omap3-rfbixH ®disabled ¹dss_rfbi|³´ƒfckickencoder@48050c00ti,omap3-vencxH  ®disabled ¹dss_venc|°±ƒfcktv_dac_clkssi-controller@48058000 ti,omap3-ssi¹ssi®okxH€H�ìsysgdd®Gögdd_mpu+à |q ƒssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxH H¨ìtxrx ®CDssi-port@4805b000ti,omap3-ssi-portxH°H¸ìtxrx ®EFserial@49042000ti,omap3-uartxI ®PÅQRÊtxrx¹uart4ÔÜlregulator-abb-mpu ti,abb-v1 labb_mpu_iva+xH0rðH0hìbase-addressint-addressï|  ` )sO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-singlexH% \+ÊÛðÿ+default9pinmux_hsusb2_2_pins0QPRT V X Z CIpinmux_w3cbw003c_2_pinsQ@C I isp@480bc000 ti,omap3-ispxH ÀüH Ø® 5eð <«ports+bandgap@48002524xH%$ti,omap36xx-bandgap Hmemory@0lmemoryxpwmleds pwm-ledsovero­overo:blue:COM ^w5” c rmmc0soundti,omap-twl4030 ˆovero ‘hsusb2_power_regregulator-fixed lhsusb2_vbus{LK@“LK@ š Ÿp °C I hsusb2_phyusb-nop-xceiv Ã Ï CüIüregulator-w3cbw003c-npoweronregulator-fixedlregulator-w3cbw003c-npoweron{2Z “2Z  š  °CôIôregulator-w3cbw003c-wifi-nreset+default9  regulator-fixed lregulator-w3cbw003c-wifi-nreset{2Z “2Z  š  Ÿ'CöIöregulator-w3cbw003c-bt-nresetregulator-fixedlregulator-w3cbw003c-bt-nreset{2Z “2Z  š Ÿ'CõIõlis33-3v3-regregulator-fixedllis33-3v3-reg{2Z “2Z CïIïlis33-1v8-regregulator-fixedllis33-1v8-reg{w@“w@CîIîregulator-vddvarioregulator-fixed lvddvario ÚCþIþregulator-vdd33aregulator-fixedlvdd33a ÚCÿIÿ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on