Ð þí 8\( º$Dgumstix,omap3-overo-alto35gumstix,omap3-overoti,omap36xxti,omap3 +/7OMAP36xx/AM37xx/DM37xx Gumstix Overo on Alto35chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000%l/ocp@68000000/spi@48098000/display@1cpus+cpu@0arm,cortex-a8ucpu�…Œcpu˜“ওàs 'ÀO€ 57Èpmu@54000000arm,cortex-a8-pmu�T€·Âdebugsssocti,omap-inframpu ti,omap3-mpuÂmpuiva ti,iva2.2Âivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h· +ÌÂl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÌHscm@2000ti,omap3-scmsimple-bus� + Ì pinmux@30 ti,omap3-padconfpinctrl-single�08+Óäùÿ4defaultBLåRåpinmux_uart2_pins Z<>@BLäRäpinmux_i2c1_pinsZŠŒLçRçpinmux_mmc1_pins0ZLøRøpinmux_mmc2_pins0Z(*,.02LúRúpinmux_w3cbw003c_pinsZ„lLRpinmux_hsusb2_pins@Z¤ ¦ ¨ ª ¬ ® Ž�LRpinmux_twl4030_pinsZ°ALèRèpinmux_i2c3_pinsZ’”LíRípinmux_uart3_pinsZnpLæRæpinmux_dss_dpi_pinsàZ¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚLRpinmux_lb035_pinsZDLñRñpinmux_backlight_pinsZFLRpinmux_mcspi1_pins(Z˜šœž LðRðpinmux_ads7846_pinsZ LôRôpinmux_led_pins ZLPR–LRscm_conf@270sysconsimple-bus�p0+ Ìp0LRpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap�°npbias_mmc_omap2430upbias_mmc_omap2430„w@œ-ÆÀL÷R÷clocks+mcbsp5_mux_fck@68´ti,composite-mux-clock…Á�hLRmcbsp5_fck´ti,composite-clock…LRmcbsp1_mux_fck@4´ti,composite-mux-clock…Á�L R mcbsp1_fck´ti,composite-clock… LþRþmcbsp2_mux_fck@4´ti,composite-mux-clock… Á�L R mcbsp2_fck´ti,composite-clock… LÿRÿmcbsp3_mux_fck@68´ti,composite-mux-clock… �hLRmcbsp3_fck´ti,composite-clock…LRmcbsp4_mux_fck@68´ti,composite-mux-clock… Á�hLRmcbsp4_fck´ti,composite-clock…LRclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+Óäùÿpinmux_twl4030_vpins ZLéRépinmux_button_pinsZLRaes@480c5000 ti,omap3-aesÂaes�H PP·ÎABÓtxrxprm@48306000 ti,omap3-prm�H0`@· clocks+virt_16_8m_ck´ fixed-clockÝYLRosc_sys_ck@d40´ ti,mux-clock…� @LRsys_ck@1270´ti,divider-clock…Áí�pøLRsys_clkout1@d70´ti,gate-clock…� pÁdpll3_x2_ck´fixed-factor-clock…dpll3_m2x2_ck´fixed-factor-clock…LRdpll4_x2_ck´fixed-factor-clock…corex2_fck´fixed-factor-clock…LRwkup_l4_ick´fixed-factor-clock…LNRNcorex2_d3_fck´fixed-factor-clock…L…R…corex2_d5_fck´fixed-factor-clock…L†R†clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk´ fixed-clockÝomap_32k_fck´ fixed-clockÝ€L@R@virt_12m_ck´ fixed-clockÝ·LRvirt_13m_ck´ fixed-clockÝÆ]@LRvirt_19200000_ck´ fixed-clockÝ$øLRvirt_26000000_ck´ fixed-clockÝŒº€LRvirt_38_4m_ck´ fixed-clockÝIðLRdpll4_ck@d00´ti,omap3-dpll-per-j-type-clock…� D 0LRdpll4_m2_ck@d48´ti,divider-clock…í?� HøL R dpll4_m2x2_mul_ck´fixed-factor-clock… L!R!dpll4_m2x2_ck@d00´ti,hsdiv-gate-clock…!Á� $L"R"omap_96m_alwon_fck´fixed-factor-clock…"L)R)dpll3_ck@d00´ti,omap3-dpll-core-clock…� @ 0LRdpll3_m3_ck@1140´ti,divider-clock…Áí�@øL#R#dpll3_m3x2_mul_ck´fixed-factor-clock…#L$R$dpll3_m3x2_ck@d00´ti,hsdiv-gate-clock…$Á � $L%R%emu_core_alwon_ck´fixed-factor-clock…%LbRbsys_altclk´ fixed-clockÝL.R.mcbsp_clks´ fixed-clockÝLRdpll3_m2_ck@d40´ti,divider-clock…Áí� @øLRcore_ck´fixed-factor-clock…L&R&dpll1_fck@940´ti,divider-clock…&Áí� @øL'R'dpll1_ck@904´ti,omap3-dpll-clock…'�  $ @ 4LRdpll1_x2_ck´fixed-factor-clock…L(R(dpll1_x2m2_ck@944´ti,divider-clock…(í� DøL<R<cm_96m_fck´fixed-factor-clock…)L*R*omap_96m_fck@d40´ ti,mux-clock…*Á� @LEREdpll4_m3_ck@e40´ti,divider-clock…Áí �@øL+R+dpll4_m3x2_mul_ck´fixed-factor-clock…+L,R,dpll4_m3x2_ck@d00´ti,hsdiv-gate-clock…,Á� $L-R-omap_54m_fck@d40´ ti,mux-clock…-.Á� @L8R8cm_96m_d2_fck´fixed-factor-clock…*L/R/omap_48m_fck@d40´ ti,mux-clock…/.Á� @L0R0omap_12m_fck´fixed-factor-clock…0LGRGdpll4_m4_ck@e40´ti,divider-clock…í �@øL1R1dpll4_m4x2_mul_ck´ti,fixed-factor-clock…1:HUL2R2dpll4_m4x2_ck@d00´ti,gate-clock…2Á� $UL‰R‰dpll4_m5_ck@f40´ti,divider-clock…í?�@øL3R3dpll4_m5x2_mul_ck´ti,fixed-factor-clock…3:HUL4R4dpll4_m5x2_ck@d00´ti,hsdiv-gate-clock…4Á� $ULjRjdpll4_m6_ck@1140´ti,divider-clock…Áí?�@øL5R5dpll4_m6x2_mul_ck´fixed-factor-clock…5L6R6dpll4_m6x2_ck@d00´ti,hsdiv-gate-clock…6Á� $L7R7emu_per_alwon_ck´fixed-factor-clock…7LcRcclkout2_src_gate_ck@d70´ ti,composite-no-wait-gate-clock…&Á� pL9R9clkout2_src_mux_ck@d70´ti,composite-mux-clock…&*8� pL:R:clkout2_src_ck´ti,composite-clock…9:L;R;sys_clkout2@d70´ti,divider-clock…;Áí@� phmpu_ck´fixed-factor-clock…<L=R=arm_fck@924´ti,divider-clock…=� $íemu_mpu_alwon_ck´fixed-factor-clock…=LdRdl3_ick@a40´ti,divider-clock…&í� @øL>R>l4_ick@a40´ti,divider-clock…>Áí� @øL?R?rm_ick@c40´ti,divider-clock…?Áí� @øgpt10_gate_fck@a00´ti,composite-gate-clock…Á � LARAgpt10_mux_fck@a40´ti,composite-mux-clock…@Á� @LBRBgpt10_fck´ti,composite-clock…ABgpt11_gate_fck@a00´ti,composite-gate-clock…Á � LCRCgpt11_mux_fck@a40´ti,composite-mux-clock…@Á� @LDRDgpt11_fck´ti,composite-clock…CDcore_96m_fck´fixed-factor-clock…ELRmmchs2_fck@a00´ti,wait-gate-clock…� ÁLµRµmmchs1_fck@a00´ti,wait-gate-clock…� ÁL¶R¶i2c3_fck@a00´ti,wait-gate-clock…� ÁL·R·i2c2_fck@a00´ti,wait-gate-clock…� ÁL¸R¸i2c1_fck@a00´ti,wait-gate-clock…� ÁL¹R¹mcbsp5_gate_fck@a00´ti,composite-gate-clock…Á � LRmcbsp1_gate_fck@a00´ti,composite-gate-clock…Á � L R core_48m_fck´fixed-factor-clock…0LFRFmcspi4_fck@a00´ti,wait-gate-clock…F� ÁLºRºmcspi3_fck@a00´ti,wait-gate-clock…F� ÁL»R»mcspi2_fck@a00´ti,wait-gate-clock…F� ÁL¼R¼mcspi1_fck@a00´ti,wait-gate-clock…F� ÁL½R½uart2_fck@a00´ti,wait-gate-clock…F� ÁL¾R¾uart1_fck@a00´ti,wait-gate-clock…F� Á L¿R¿core_12m_fck´fixed-factor-clock…GLHRHhdq_fck@a00´ti,wait-gate-clock…H� ÁLÀRÀcore_l3_ick´fixed-factor-clock…>LIRIsdrc_ick@a10´ti,wait-gate-clock…I� ÁLŠRŠgpmc_fck´fixed-factor-clock…Icore_l4_ick´fixed-factor-clock…?LJRJmmchs2_ick@a10´ti,omap3-interface-clock…J� ÁLÁRÁmmchs1_ick@a10´ti,omap3-interface-clock…J� ÁLÂRÂhdq_ick@a10´ti,omap3-interface-clock…J� ÁLÃRÃmcspi4_ick@a10´ti,omap3-interface-clock…J� ÁLÄRÄmcspi3_ick@a10´ti,omap3-interface-clock…J� ÁLÅRÅmcspi2_ick@a10´ti,omap3-interface-clock…J� ÁLÆRÆmcspi1_ick@a10´ti,omap3-interface-clock…J� ÁLÇRÇi2c3_ick@a10´ti,omap3-interface-clock…J� ÁLÈRÈi2c2_ick@a10´ti,omap3-interface-clock…J� ÁLÉRÉi2c1_ick@a10´ti,omap3-interface-clock…J� ÁLÊRÊuart2_ick@a10´ti,omap3-interface-clock…J� ÁLËRËuart1_ick@a10´ti,omap3-interface-clock…J� Á LÌRÌgpt11_ick@a10´ti,omap3-interface-clock…J� Á LÍRÍgpt10_ick@a10´ti,omap3-interface-clock…J� Á LÎRÎmcbsp5_ick@a10´ti,omap3-interface-clock…J� Á LÏRÏmcbsp1_ick@a10´ti,omap3-interface-clock…J� Á LÐRÐomapctrl_ick@a10´ti,omap3-interface-clock…J� ÁLÑRÑdss_tv_fck@e00´ti,gate-clock…8�ÁL°R°dss_96m_fck@e00´ti,gate-clock…E�ÁL±R±dss2_alwon_fck@e00´ti,gate-clock…�ÁL²R²dummy_ck´ fixed-clockÝgpt1_gate_fck@c00´ti,composite-gate-clock…Á� LKRKgpt1_mux_fck@c40´ti,composite-mux-clock…@� @LLRLgpt1_fck´ti,composite-clock…KLaes2_ick@a10´ti,omap3-interface-clock…JÁ� LÒRÒwkup_32k_fck´fixed-factor-clock…@LMRMgpio1_dbck@c00´ti,gate-clock…M� ÁL§R§sha12_ick@a10´ti,omap3-interface-clock…J� ÁLÓRÓwdt2_fck@c00´ti,wait-gate-clock…M� ÁL¨R¨wdt2_ick@c10´ti,omap3-interface-clock…N� ÁL©R©wdt1_ick@c10´ti,omap3-interface-clock…N� ÁLªRªgpio1_ick@c10´ti,omap3-interface-clock…N� ÁL«R«omap_32ksync_ick@c10´ti,omap3-interface-clock…N� ÁL¬R¬gpt12_ick@c10´ti,omap3-interface-clock…N� ÁL­R­gpt1_ick@c10´ti,omap3-interface-clock…N� ÁL®R®per_96m_fck´fixed-factor-clock…)L R per_48m_fck´fixed-factor-clock…0LOROuart3_fck@1000´ti,wait-gate-clock…O�Á LŒRŒgpt2_gate_fck@1000´ti,composite-gate-clock…Á�LPRPgpt2_mux_fck@1040´ti,composite-mux-clock…@�@LQRQgpt2_fck´ti,composite-clock…PQgpt3_gate_fck@1000´ti,composite-gate-clock…Á�LRRRgpt3_mux_fck@1040´ti,composite-mux-clock…@Á�@LSRSgpt3_fck´ti,composite-clock…RSgpt4_gate_fck@1000´ti,composite-gate-clock…Á�LTRTgpt4_mux_fck@1040´ti,composite-mux-clock…@Á�@LURUgpt4_fck´ti,composite-clock…TUgpt5_gate_fck@1000´ti,composite-gate-clock…Á�LVRVgpt5_mux_fck@1040´ti,composite-mux-clock…@Á�@LWRWgpt5_fck´ti,composite-clock…VWgpt6_gate_fck@1000´ti,composite-gate-clock…Á�LXRXgpt6_mux_fck@1040´ti,composite-mux-clock…@Á�@LYRYgpt6_fck´ti,composite-clock…XYgpt7_gate_fck@1000´ti,composite-gate-clock…Á�LZRZgpt7_mux_fck@1040´ti,composite-mux-clock…@Á�@L[R[gpt7_fck´ti,composite-clock…Z[gpt8_gate_fck@1000´ti,composite-gate-clock…Á �L\R\gpt8_mux_fck@1040´ti,composite-mux-clock…@Á�@L]R]gpt8_fck´ti,composite-clock…\]gpt9_gate_fck@1000´ti,composite-gate-clock…Á �L^R^gpt9_mux_fck@1040´ti,composite-mux-clock…@Á�@L_R_gpt9_fck´ti,composite-clock…^_per_32k_alwon_fck´fixed-factor-clock…@L`R`gpio6_dbck@1000´ti,gate-clock…`�ÁL�R�gpio5_dbck@1000´ti,gate-clock…`�ÁLŽRŽgpio4_dbck@1000´ti,gate-clock…`�ÁL�R�gpio3_dbck@1000´ti,gate-clock…`�ÁL�R�gpio2_dbck@1000´ti,gate-clock…`�Á L‘R‘wdt3_fck@1000´ti,wait-gate-clock…`�Á L’R’per_l4_ick´fixed-factor-clock…?LaRagpio6_ick@1010´ti,omap3-interface-clock…a�ÁL“R“gpio5_ick@1010´ti,omap3-interface-clock…a�ÁL”R”gpio4_ick@1010´ti,omap3-interface-clock…a�ÁL•R•gpio3_ick@1010´ti,omap3-interface-clock…a�ÁL–R–gpio2_ick@1010´ti,omap3-interface-clock…a�Á L—R—wdt3_ick@1010´ti,omap3-interface-clock…a�Á L˜R˜uart3_ick@1010´ti,omap3-interface-clock…a�Á L™R™uart4_ick@1010´ti,omap3-interface-clock…a�ÁLšRšgpt9_ick@1010´ti,omap3-interface-clock…a�Á L›R›gpt8_ick@1010´ti,omap3-interface-clock…a�Á LœRœgpt7_ick@1010´ti,omap3-interface-clock…a�ÁL�R�gpt6_ick@1010´ti,omap3-interface-clock…a�ÁLžRžgpt5_ick@1010´ti,omap3-interface-clock…a�ÁLŸRŸgpt4_ick@1010´ti,omap3-interface-clock…a�ÁL R gpt3_ick@1010´ti,omap3-interface-clock…a�ÁL¡R¡gpt2_ick@1010´ti,omap3-interface-clock…a�ÁL¢R¢mcbsp2_ick@1010´ti,omap3-interface-clock…a�ÁL£R£mcbsp3_ick@1010´ti,omap3-interface-clock…a�ÁL¤R¤mcbsp4_ick@1010´ti,omap3-interface-clock…a�ÁL¥R¥mcbsp2_gate_fck@1000´ti,composite-gate-clock…Á�L R mcbsp3_gate_fck@1000´ti,composite-gate-clock…Á�LRmcbsp4_gate_fck@1000´ti,composite-gate-clock…Á�LRemu_src_mux_ck@1140´ ti,mux-clock…bcd�@LeReemu_src_ck´ti,clkdm-gate-clock…eLfRfpclk_fck@1140´ti,divider-clock…fÁí�@øpclkx2_fck@1140´ti,divider-clock…fÁí�@øatclk_fck@1140´ti,divider-clock…fÁí�@øtraceclk_src_fck@1140´ ti,mux-clock…bcdÁ�@LgRgtraceclk_fck@1140´ti,divider-clock…gÁ í�@øsecure_32k_fck´ fixed-clockÝ€LhRhgpt12_fck´fixed-factor-clock…hwdt1_fck´fixed-factor-clock…hsecurity_l4_ick2´fixed-factor-clock…?LiRiaes1_ick@a14´ti,omap3-interface-clock…iÁ� rng_ick@a14´ti,omap3-interface-clock…i� Ásha11_ick@a14´ti,omap3-interface-clock…i� Ádes1_ick@a14´ti,omap3-interface-clock…i� Ácam_mclk@f00´ti,gate-clock…jÁ�Ucam_ick@f10´!ti,omap3-no-wait-interface-clock…?�ÁLÚRÚcsi2_96m_fck@f00´ti,gate-clock…�ÁLÛRÛsecurity_l3_ick´fixed-factor-clock…>LkRkpka_ick@a14´ti,omap3-interface-clock…k� Áicr_ick@a10´ti,omap3-interface-clock…J� Ádes2_ick@a10´ti,omap3-interface-clock…J� Ámspro_ick@a10´ti,omap3-interface-clock…J� Ámailboxes_ick@a10´ti,omap3-interface-clock…J� Ássi_l4_ick´fixed-factor-clock…?LrRrsr1_fck@c00´ti,wait-gate-clock…� Ásr2_fck@c00´ti,wait-gate-clock…� Ásr_l4_ick´fixed-factor-clock…?dpll2_fck@40´ti,divider-clock…&Áí�@øLlRldpll2_ck@4´ti,omap3-dpll-clock…l�$@4~�˜LmRmdpll2_m2_ck@44´ti,divider-clock…mí�DøLnRniva2_ck@0´ti,wait-gate-clock…n�ÁLÜRÜmodem_fck@a00´ti,omap3-interface-clock…� ÁLÝRÝsad2d_ick@a10´ti,omap3-interface-clock…>� ÁLÞRÞmad2d_ick@a18´ti,omap3-interface-clock…>� ÁLßRßmspro_fck@a00´ti,wait-gate-clock…� Ássi_ssr_gate_fck_3430es2@a00´ ti,composite-no-wait-gate-clock…Á� LoRossi_ssr_div_fck_3430es2@a40´ti,composite-divider-clock…Á� @$¬LpRpssi_ssr_fck_3430es2´ti,composite-clock…opLqRqssi_sst_fck_3430es2´fixed-factor-clock…qLRhsotgusb_ick_3430es2@a10´"ti,omap3-hsotgusb-interface-clock…I� ÁL‹R‹ssi_ick_3430es2@a10´ti,omap3-ssi-interface-clock…r� ÁL R usim_gate_fck@c00´ti,composite-gate-clock…EÁ � L}R}sys_d2_ck´fixed-factor-clock…LtRtomap_96m_d2_fck´fixed-factor-clock…ELuRuomap_96m_d4_fck´fixed-factor-clock…ELvRvomap_96m_d8_fck´fixed-factor-clock…ELwRwomap_96m_d10_fck´fixed-factor-clock…E LxRxdpll5_m2_d4_ck´fixed-factor-clock…sLyRydpll5_m2_d8_ck´fixed-factor-clock…sLzRzdpll5_m2_d16_ck´fixed-factor-clock…sL{R{dpll5_m2_d20_ck´fixed-factor-clock…sL|R|usim_mux_fck@c40´ti,composite-mux-clock(…tuvwxyz{|Á� @øL~R~usim_fck´ti,composite-clock…}~usim_ick@c10´ti,omap3-interface-clock…N� Á L¯R¯dpll5_ck@d04´ti,omap3-dpll-clock…�  $ L 4~�LRdpll5_m2_ck@d50´ti,divider-clock…í� PøLsRssgx_gate_fck@b00´ti,composite-gate-clock…&Á� L‡R‡core_d3_ck´fixed-factor-clock…&L€R€core_d4_ck´fixed-factor-clock…&L�R�core_d6_ck´fixed-factor-clock…&L‚R‚omap_192m_alwon_fck´fixed-factor-clock…"LƒRƒcore_d2_ck´fixed-factor-clock…&L„R„sgx_mux_fck@b40´ti,composite-mux-clock …€�‚*ƒ„…†� @LˆRˆsgx_fck´ti,composite-clock…‡ˆsgx_ick@b10´ti,wait-gate-clock…>� ÁLàRàcpefuse_fck@a08´ti,gate-clock…� ÁLÔRÔts_fck@a08´ti,gate-clock…@� ÁLÕRÕusbtll_fck@a08´ti,wait-gate-clock…s� ÁLÖRÖusbtll_ick@a18´ti,omap3-interface-clock…J� ÁL×R×mmchs3_ick@a10´ti,omap3-interface-clock…J� ÁLØRØmmchs3_fck@a00´ti,wait-gate-clock…� ÁLÙRÙdss1_alwon_fck_3430es2@e00´ti,dss-gate-clock…‰Á�UL³R³dss_ick_3430es2@e10´ti,omap3-dss-interface-clock…?�ÁL´R´usbhost_120m_fck@1400´ti,gate-clock…s�ÁLáRáusbhost_48m_fck@1400´ti,dss-gate-clock…0�ÁLâRâusbhost_ick@1410´ti,omap3-dss-interface-clock…?�ÁLãRãuart4_fck@1000´ti,wait-gate-clock…O�ÁL¦R¦clockdomainscore_l3_clkdmti,clockdomain…Š‹dpll3_clkdmti,clockdomain…dpll1_clkdmti,clockdomain…per_clkdmti,clockdomainl…Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦emu_clkdmti,clockdomain…fdpll4_clkdmti,clockdomain…wkup_clkdmti,clockdomain$…§¨©ª«¬­®¯dss_clkdmti,clockdomain…°±²³´core_l4_clkdmti,clockdomain”…µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomain…ÚÛiva2_clkdmti,clockdomain…Üdpll2_clkdmti,clockdomain…md2d_clkdmti,clockdomain …ÝÞßdpll5_clkdmti,clockdomain…sgx_clkdmti,clockdomain…àusbhost_clkdmti,clockdomain …áâãcounter@48320000ti,omap-counter32k�H2  Âcounter_32kinterrupt-controller@48200000ti,omap3-intcäÓ�H LRdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma�H`· ¸à Ð`LRgpio@48310000ti,omap3-gpio�H1·Âgpio1ÝïÿäÓLRgpio@49050000ti,omap3-gpio�I·Âgpio2ïÿäÓLRgpio@49052000ti,omap3-gpio�I ·Âgpio3ïÿäÓgpio@49054000ti,omap3-gpio�I@· Âgpio4ïÿäÓLöRögpio@49056000ti,omap3-gpio�I`·!Âgpio5ïÿäÓLòRògpio@49058000ti,omap3-gpio�I€·"Âgpio6ïÿäÓLRserial@4806a000ti,omap3-uart�H   HÎ12ÓtxrxÂuart1ÝÜlserial@4806c000ti,omap3-uart�HÀ IÎ34ÓtxrxÂuart2ÝÜl4defaultBäserial@49020000ti,omap3-uart�I JånÎ56ÓtxrxÂuart3ÝÜl4defaultBæi2c@48070000 ti,omap3-i2c�H€·8ÎÓtxrx+Âi2c14defaultBçÝ'¬@twl@48�H·  ti,twl4030äÓ4defaultBèéaudioti,twl4030-audiocodecrtcti,twl4030-rtc· bciti,twl4030-bci· êwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1„ 'Àœ regulator-vdacti,twl4030-vdac„w@œw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1„:�œ0°LùRùregulator-vmmc2ti,twl4030-vmmc2„:�œ0°regulator-vusb1v5ti,twl4030-vusb1v5LëRëregulator-vusb1v8ti,twl4030-vusb1v8LìRìregulator-vusb3v1ti,twl4030-vusb3v1LêRêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2„w@œw@-regulator-vsimti,twl4030-vsim„w@œ-ÆÀgpioti,twl4030-gpioïÿäÓAtwl4030-usbti,twl4030-usb· Më[ìiêw€LRpwmti,twl4030-pwm‹pwmledti,twl4030-pwmled‹L R pwrbuttonti,twl4030-pwrbutton·keypadti,twl4030-keypad·–¦madcti,twl4030-madc·¹i2c@48072000 ti,omap3-i2c�H €·9ÎÓtxrx+Âi2c2 Ëdisabledi2c@48060000 ti,omap3-i2c�H€·=ÎÓtxrx+Âi2c34defaultBí݆ eeprom@51 atmel,24c01�QÒlis33de@1dst,lis33dest,lis3lv02d�Ûîæïô* < N `n|‹š©¸ÇÖxåxôŒ&&!îmailbox@48094000ti,omap3-mailboxÂmailbox�H @·0<Ndsp ` kspi@48098000ti,omap2-mcspi�H €·A+Âmcspi1v@Î#$%&'()* Ótx0rx0tx1rx1tx2rx2tx3rx34defaultBðdisplay@1lgphilips,lb035q02„lcd35�Š¡ œ¥4defaultBñ ®òportendpoint»óLRads7846@04defaultBô ti,ads7846Ëõ�Šã` ö· Ööãìÿõþÿ´ÿ'spi@4809a000ti,omap2-mcspi�H  ·B+Âmcspi2v Î+,-.Ótx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H €·[+Âmcspi3v ÎÓtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H  ·0+Âmcspi4vÎFGÓtx0rx01w@480b2000 ti,omap3-1w�H ·:Âhdq1wmmc@4809c000ti,omap3-hsmmc�H À·SÂmmc15Î=>ÓtxrxB÷4defaultBøOù[mmc@480b4000ti,omap3-hsmmc�H @·VÂmmc2Î/0Ótxrx4defaultBúOûeürý[‚�mmc@480ad000ti,omap3-hsmmc�H з^Âmmc3ÎMNÓtxrx Ëdisabledmmu@480bd400�ti,omap2-iommu�H Ô€·Âmmu_ispªL R mmu@5d000000�ti,omap2-iommu�]€·Âmmu_iva Ëdisabledwdt@48314000 ti,omap3-wdt�H1@€ Âwd_timer2mcbsp@48074000ti,omap3-mcbsp�H@ÿºmpu ·;< ÄcommontxrxÔ€Âmcbsp1Î Ótxrx…þŒfck Ëdisabledmcbsp@49022000ti,omap3-mcbsp�I ÿI€ÿ ºmpusidetone·>?ÄcommontxrxsidetoneÔÂmcbsp2mcbsp2_sidetoneÎ!"Ótxrx…ÿ£ŒfckickËokayL R mcbsp@49024000ti,omap3-mcbsp�I@ÿI ÿ ºmpusidetone·YZÄcommontxrxsidetoneÔ€Âmcbsp3mcbsp3_sidetoneÎÓtxrx…¤Œfckick Ëdisabledmcbsp@49026000ti,omap3-mcbsp�I`ÿºmpu ·67 ÄcommontxrxÔ€Âmcbsp4ÎÓtxrx…Œfck Ëdisabledmcbsp@48096000ti,omap3-mcbsp�H `ÿºmpu ·QR ÄcommontxrxÔ€Âmcbsp5ÎÓtxrx…Œfck Ëdisabledsham@480c3000ti,omap3-shamÂsham�H 0d·1ÎEÓrxsmartreflex@480cb000ti,omap3-smartreflex-coreÂsmartreflex_core�H °·smartreflex@480c9000ti,omap3-smartreflex-ivaÂsmartreflex_mpu_iva�H �·timer@48318000ti,omap3430-timer�H1€·%Âtimer1ãtimer@49032000ti,omap3430-timer�I ·&Âtimer2timer@49034000ti,omap3430-timer�I@·'Âtimer3timer@49036000ti,omap3430-timer�I`·(Âtimer4timer@49038000ti,omap3430-timer�I€·)Âtimer5òtimer@4903a000ti,omap3430-timer�I ·*Âtimer6òtimer@4903c000ti,omap3430-timer�IÀ·+Âtimer7òtimer@4903e000ti,omap3430-timer�Ià·,Âtimer8ÿòtimer@49040000ti,omap3430-timer�I·-Âtimer9ÿtimer@48086000ti,omap3430-timer�H`·.Âtimer10ÿtimer@48088000ti,omap3430-timer�H€·/Âtimer11ÿtimer@48304000ti,omap3430-timer�H0@·_Âtimer12ã usbhstll@48062000 ti,usbhs-tll�H ·N Âusb_tll_hsusbhshost@48064000ti,usbhs-host�H@ Âusb_host_hs+Ì ehci-phy Ëdisabledohci@48064400ti,ohci-omap3�HD ·Lehci@48064800 ti,ehci-omap�HH ·M'gpmc@6e000000ti,omap3430-gpmcÂgpmc�nзÎÓrxtx,8+äÓïÿ0Ì0+,LRnand@0,0ti,omap2-nandJmicron,mt29c4g96maz � ·Yhzbch8Š›©,»,ÍÜ"ï,(6 @/R@RQ(c+partition@0„SPL�partition@80000„U-Boot�partition@1c0000 „Environment�$partition@280000„Kernel�(€partition@780000 „Filesystem�¨usb_otg_hs@480ab000ti,omap3-musb�H °·\]Ämcdma Âusb_otg_hs{†Ž —¦' ®usb2-phy{¸2dss@48050000 ti,omap3-dss�HËok Âdss_core…³Œfck+Ì4defaultBdispc@48050400ti,omap3-dispc�H· Âdss_dispc…³Œfckencoder@4804fc00 ti,omap3-dsi�HüHþ@Hÿ ºprotophypll· Ëdisabled Âdss_dsi1…³² Œfcksys_clkencoder@48050800ti,omap3-rfbi�H Ëdisabled Âdss_rfbi…³´Œfckickencoder@48050c00ti,omap3-venc�H  Ëdisabled Âdss_venc…°±Œfcktv_dac_clkportendpoint»¾LóRóssi-controller@48058000 ti,omap3-ssiÂssiËok�H€H�ºsysgdd·GÄgdd_mpu+Ì …q  Œssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H H¨ºtxrx ·CDssi-port@4805b000ti,omap3-ssi-port�H°H¸ºtxrx ·EFserial@49042000ti,omap3-uart�I ·PÎQRÓtxrxÂuart4ÝÜlregulator-abb-mpu ti,abb-v1 uabb_mpu_iva+�H0rðH0hºbase-addressint-addressÉ…âó` sO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-single�H% \+Óäùÿ4defaultB pinmux_hsusb2_2_pins0ZPRT V X Z L R pinmux_w3cbw003c_2_pinsZ@LRisp@480bc000 ti,omap3-isp�H ÀüH Ø·  nð ´ports+bandgap@48002524�H%$ti,omap36xx-bandgap "memory@0umemory�pwmleds pwm-ledsovero„overo:blue:COM 8 w5” = Lmmc0soundti,omap-twl4030 bovero k hsusb2_power_regregulator-fixed uhsusb2_vbus„LK@œLK@ Þ tp …LRhsusb2_phyusb-nop-xceiv ˜ËLRregulator-w3cbw003c-npoweronregulator-fixeduregulator-w3cbw003c-npoweron„2Z œ2Z  Þ …LûRûregulator-w3cbw003c-wifi-nreset4defaultBregulator-fixed uregulator-w3cbw003c-wifi-nreset„2Z œ2Z  Þ t'LýRýregulator-w3cbw003c-bt-nresetregulator-fixeduregulator-w3cbw003c-bt-nreset„2Z œ2Z  Þ t'LüRülis33-3v3-regregulator-fixedulis33-3v3-reg„2Z œ2Z LïRïlis33-1v8-regregulator-fixedulis33-1v8-reg„w@œw@LîRîads7846-regregulator-fixed uads7846-reg„2Z œ2Z LõRõbacklightgpio-backlight4defaultB µò ¤leds gpio-leds4defaultBgpio148„overo:red:gpio148 µògpio150„overo:yellow:gpio150 µògpio151„overo:blue:gpio151 µògpio170„overo:green:gpio170 µ gpio_keys gpio-keys+4defaultBbutton0„button0 ¯ µ ' compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-cslabelspi-max-frequencyspi-cpolspi-cphaenable-gpiosremote-endpointvcc-supplypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosdefault-onlinux,code