Ð þíß8þ((·ýð/isee,omap3-igep0020-rev-fti,omap36xxti,omap3 +!7IGEPv2 Rev. F (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/serial@4806a000`/ocp@68000000/serial@4806c000h/ocp@68000000/serial@49020000p/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8xcpu„ˆ�cpu›“à©“às 'ÀO€ 57Èpmu@54000000arm,cortex-a8-pmu„T€ºÅdebugsssocti,omap-inframpu ti,omap3-mpuÅmpuiva ti,iva2.2Åivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus„hº +ÏÅl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÏHscm@2000ti,omap3-scmsimple-bus„ + Ï pinmux@30 ti,omap3-padconfpinctrl-single„08+Öçüÿ7defaultEpinmux_uart1_pinsORLcåiåpinmux_uart3_pinsOnpcçiçpinmux_mcbsp2_pins O cüiüpinmux_mmc1_pins0Ocðiðpinmux_mmc2_pins0O(*,.02cöiöpinmux_i2c1_pinsOŠŒcèièpinmux_i2c3_pinsO’”cîiîpinmux_twl4030_pinsO°Acéiépinmux_tfp410_pinsO–cipinmux_dss_dpi_pinsàO¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚcipinmux_uart2_pins ODFHJcæiæpinmux_smsc9221_pinsO¢cipinmux_lbep5clwmc_pinsO¤6:c÷i÷scm_conf@270sysconsimple-bus„p0+ Ïp0cipbias_regulator@2b0ti,pbias-omap3ti,pbias-omap„°qpbias_mmc_omap2430xpbias_mmc_omap2430‡w@Ÿ-ÆÀcïiïclocks+mcbsp5_mux_fck@68·ti,composite-mux-clockˆÄ„hc i mcbsp5_fck·ti,composite-clockˆ cÿiÿmcbsp1_mux_fck@4·ti,composite-mux-clockˆÄ„c i mcbsp1_fck·ti,composite-clockˆ cúiúmcbsp2_mux_fck@4·ti,composite-mux-clockˆ Ä„cimcbsp2_fck·ti,composite-clockˆ cûiûmcbsp3_mux_fck@68·ti,composite-mux-clockˆ „hcimcbsp3_fck·ti,composite-clockˆcýiýmcbsp4_mux_fck@68·ti,composite-mux-clockˆ Ä„hcimcbsp4_fck·ti,composite-clockˆcþiþclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single„ \+Öçüÿpinmux_twl4030_vpins Ocêiêaes@480c5000 ti,omap3-aesÅaes„H PPºÑABÖtxrxprm@48306000 ti,omap3-prm„H0`@º clocks+virt_16_8m_ck· fixed-clockàYciosc_sys_ck@d40· ti,mux-clockˆ„ @cisys_ck@1270·ti,divider-clockˆÄð„pûcisys_clkout1@d70·ti,gate-clockˆ„ pÄdpll3_x2_ck·fixed-factor-clockˆdpll3_m2x2_ck·fixed-factor-clockˆcidpll4_x2_ck·fixed-factor-clockˆcorex2_fck·fixed-factor-clockˆc i wkup_l4_ick·fixed-factor-clockˆcOiOcorex2_d3_fck·fixed-factor-clockˆ c†i†corex2_d5_fck·fixed-factor-clockˆ c‡i‡clockdomainscm@48004000 ti,omap3-cm„H@@clocks+dummy_apb_pclk· fixed-clockàomap_32k_fck· fixed-clockà€cAiAvirt_12m_ck· fixed-clockà·civirt_13m_ck· fixed-clockàÆ]@civirt_19200000_ck· fixed-clockà$øcivirt_26000000_ck· fixed-clockàŒº€civirt_38_4m_ck· fixed-clockàIðcidpll4_ck@d00·ti,omap3-dpll-per-j-type-clockˆ„ D 0cidpll4_m2_ck@d48·ti,divider-clockˆð?„ Hûc!i!dpll4_m2x2_mul_ck·fixed-factor-clockˆ!c"i"dpll4_m2x2_ck@d00·ti,hsdiv-gate-clockˆ"Ä„ 'c#i#omap_96m_alwon_fck·fixed-factor-clockˆ#c*i*dpll3_ck@d00·ti,omap3-dpll-core-clockˆ„ @ 0cidpll3_m3_ck@1140·ti,divider-clockˆÄð„@ûc$i$dpll3_m3x2_mul_ck·fixed-factor-clockˆ$c%i%dpll3_m3x2_ck@d00·ti,hsdiv-gate-clockˆ%Ä „ 'c&i&emu_core_alwon_ck·fixed-factor-clockˆ&ccicsys_altclk· fixed-clockàc/i/mcbsp_clks· fixed-clockàcidpll3_m2_ck@d40·ti,divider-clockˆÄð„ @ûcicore_ck·fixed-factor-clockˆc'i'dpll1_fck@940·ti,divider-clockˆ'Äð„ @ûc(i(dpll1_ck@904·ti,omap3-dpll-clockˆ(„  $ @ 4cidpll1_x2_ck·fixed-factor-clockˆc)i)dpll1_x2m2_ck@944·ti,divider-clockˆ)ð„ Dûc=i=cm_96m_fck·fixed-factor-clockˆ*c+i+omap_96m_fck@d40· ti,mux-clockˆ+Ä„ @cFiFdpll4_m3_ck@e40·ti,divider-clockˆÄð „@ûc,i,dpll4_m3x2_mul_ck·fixed-factor-clockˆ,c-i-dpll4_m3x2_ck@d00·ti,hsdiv-gate-clockˆ-Ä„ 'c.i.omap_54m_fck@d40· ti,mux-clockˆ./Ä„ @c9i9cm_96m_d2_fck·fixed-factor-clockˆ+c0i0omap_48m_fck@d40· ti,mux-clockˆ0/Ä„ @c1i1omap_12m_fck·fixed-factor-clockˆ1cHiHdpll4_m4_ck@e40·ti,divider-clockˆð „@ûc2i2dpll4_m4x2_mul_ck·ti,fixed-factor-clockˆ2=KXc3i3dpll4_m4x2_ck@d00·ti,gate-clockˆ3Ä„ 'XcŠiŠdpll4_m5_ck@f40·ti,divider-clockˆð?„@ûc4i4dpll4_m5x2_mul_ck·ti,fixed-factor-clockˆ4=KXc5i5dpll4_m5x2_ck@d00·ti,hsdiv-gate-clockˆ5Ä„ 'Xckikdpll4_m6_ck@1140·ti,divider-clockˆÄð?„@ûc6i6dpll4_m6x2_mul_ck·fixed-factor-clockˆ6c7i7dpll4_m6x2_ck@d00·ti,hsdiv-gate-clockˆ7Ä„ 'c8i8emu_per_alwon_ck·fixed-factor-clockˆ8cdidclkout2_src_gate_ck@d70· ti,composite-no-wait-gate-clockˆ'Ä„ pc:i:clkout2_src_mux_ck@d70·ti,composite-mux-clockˆ'+9„ pc;i;clkout2_src_ck·ti,composite-clockˆ:;c<i<sys_clkout2@d70·ti,divider-clockˆ<Äð@„ pkmpu_ck·fixed-factor-clockˆ=c>i>arm_fck@924·ti,divider-clockˆ>„ $ðemu_mpu_alwon_ck·fixed-factor-clockˆ>ceiel3_ick@a40·ti,divider-clockˆ'ð„ @ûc?i?l4_ick@a40·ti,divider-clockˆ?Äð„ @ûc@i@rm_ick@c40·ti,divider-clockˆ@Äð„ @ûgpt10_gate_fck@a00·ti,composite-gate-clockˆÄ „ cBiBgpt10_mux_fck@a40·ti,composite-mux-clockˆAÄ„ @cCiCgpt10_fck·ti,composite-clockˆBCgpt11_gate_fck@a00·ti,composite-gate-clockˆÄ „ cDiDgpt11_mux_fck@a40·ti,composite-mux-clockˆAÄ„ @cEiEgpt11_fck·ti,composite-clockˆDEcore_96m_fck·fixed-factor-clockˆFcimmchs2_fck@a00·ti,wait-gate-clockˆ„ Äc¶i¶mmchs1_fck@a00·ti,wait-gate-clockˆ„ Äc·i·i2c3_fck@a00·ti,wait-gate-clockˆ„ Äc¸i¸i2c2_fck@a00·ti,wait-gate-clockˆ„ Äc¹i¹i2c1_fck@a00·ti,wait-gate-clockˆ„ Äcºiºmcbsp5_gate_fck@a00·ti,composite-gate-clockˆÄ „ cimcbsp1_gate_fck@a00·ti,composite-gate-clockˆÄ „ c i core_48m_fck·fixed-factor-clockˆ1cGiGmcspi4_fck@a00·ti,wait-gate-clockˆG„ Äc»i»mcspi3_fck@a00·ti,wait-gate-clockˆG„ Äc¼i¼mcspi2_fck@a00·ti,wait-gate-clockˆG„ Äc½i½mcspi1_fck@a00·ti,wait-gate-clockˆG„ Äc¾i¾uart2_fck@a00·ti,wait-gate-clockˆG„ Äc¿i¿uart1_fck@a00·ti,wait-gate-clockˆG„ Ä cÀiÀcore_12m_fck·fixed-factor-clockˆHcIiIhdq_fck@a00·ti,wait-gate-clockˆI„ ÄcÁiÁcore_l3_ick·fixed-factor-clockˆ?cJiJsdrc_ick@a10·ti,wait-gate-clockˆJ„ Äc‹i‹gpmc_fck·fixed-factor-clockˆJcore_l4_ick·fixed-factor-clockˆ@cKiKmmchs2_ick@a10·ti,omap3-interface-clockˆK„ ÄcÂiÂmmchs1_ick@a10·ti,omap3-interface-clockˆK„ ÄcÃiÃhdq_ick@a10·ti,omap3-interface-clockˆK„ ÄcÄiÄmcspi4_ick@a10·ti,omap3-interface-clockˆK„ ÄcÅiÅmcspi3_ick@a10·ti,omap3-interface-clockˆK„ ÄcÆiÆmcspi2_ick@a10·ti,omap3-interface-clockˆK„ ÄcÇiÇmcspi1_ick@a10·ti,omap3-interface-clockˆK„ ÄcÈiÈi2c3_ick@a10·ti,omap3-interface-clockˆK„ ÄcÉiÉi2c2_ick@a10·ti,omap3-interface-clockˆK„ ÄcÊiÊi2c1_ick@a10·ti,omap3-interface-clockˆK„ ÄcËiËuart2_ick@a10·ti,omap3-interface-clockˆK„ ÄcÌiÌuart1_ick@a10·ti,omap3-interface-clockˆK„ Ä cÍiÍgpt11_ick@a10·ti,omap3-interface-clockˆK„ Ä cÎiÎgpt10_ick@a10·ti,omap3-interface-clockˆK„ Ä cÏiÏmcbsp5_ick@a10·ti,omap3-interface-clockˆK„ Ä cÐiÐmcbsp1_ick@a10·ti,omap3-interface-clockˆK„ Ä cÑiÑomapctrl_ick@a10·ti,omap3-interface-clockˆK„ ÄcÒiÒdss_tv_fck@e00·ti,gate-clockˆ9„Äc±i±dss_96m_fck@e00·ti,gate-clockˆF„Äc²i²dss2_alwon_fck@e00·ti,gate-clockˆ„Äc³i³dummy_ck· fixed-clockàgpt1_gate_fck@c00·ti,composite-gate-clockˆÄ„ cLiLgpt1_mux_fck@c40·ti,composite-mux-clockˆA„ @cMiMgpt1_fck·ti,composite-clockˆLMaes2_ick@a10·ti,omap3-interface-clockˆKÄ„ cÓiÓwkup_32k_fck·fixed-factor-clockˆAcNiNgpio1_dbck@c00·ti,gate-clockˆN„ Äc¨i¨sha12_ick@a10·ti,omap3-interface-clockˆK„ ÄcÔiÔwdt2_fck@c00·ti,wait-gate-clockˆN„ Äc©i©wdt2_ick@c10·ti,omap3-interface-clockˆO„ Äcªiªwdt1_ick@c10·ti,omap3-interface-clockˆO„ Äc«i«gpio1_ick@c10·ti,omap3-interface-clockˆO„ Äc¬i¬omap_32ksync_ick@c10·ti,omap3-interface-clockˆO„ Äc­i­gpt12_ick@c10·ti,omap3-interface-clockˆO„ Äc®i®gpt1_ick@c10·ti,omap3-interface-clockˆO„ Äc¯i¯per_96m_fck·fixed-factor-clockˆ*c i per_48m_fck·fixed-factor-clockˆ1cPiPuart3_fck@1000·ti,wait-gate-clockˆP„Ä c�i�gpt2_gate_fck@1000·ti,composite-gate-clockˆÄ„cQiQgpt2_mux_fck@1040·ti,composite-mux-clockˆA„@cRiRgpt2_fck·ti,composite-clockˆQRgpt3_gate_fck@1000·ti,composite-gate-clockˆÄ„cSiSgpt3_mux_fck@1040·ti,composite-mux-clockˆAÄ„@cTiTgpt3_fck·ti,composite-clockˆSTgpt4_gate_fck@1000·ti,composite-gate-clockˆÄ„cUiUgpt4_mux_fck@1040·ti,composite-mux-clockˆAÄ„@cViVgpt4_fck·ti,composite-clockˆUVgpt5_gate_fck@1000·ti,composite-gate-clockˆÄ„cWiWgpt5_mux_fck@1040·ti,composite-mux-clockˆAÄ„@cXiXgpt5_fck·ti,composite-clockˆWXgpt6_gate_fck@1000·ti,composite-gate-clockˆÄ„cYiYgpt6_mux_fck@1040·ti,composite-mux-clockˆAÄ„@cZiZgpt6_fck·ti,composite-clockˆYZgpt7_gate_fck@1000·ti,composite-gate-clockˆÄ„c[i[gpt7_mux_fck@1040·ti,composite-mux-clockˆAÄ„@c\i\gpt7_fck·ti,composite-clockˆ[\gpt8_gate_fck@1000·ti,composite-gate-clockˆÄ „c]i]gpt8_mux_fck@1040·ti,composite-mux-clockˆAÄ„@c^i^gpt8_fck·ti,composite-clockˆ]^gpt9_gate_fck@1000·ti,composite-gate-clockˆÄ „c_i_gpt9_mux_fck@1040·ti,composite-mux-clockˆAÄ„@c`i`gpt9_fck·ti,composite-clockˆ_`per_32k_alwon_fck·fixed-factor-clockˆAcaiagpio6_dbck@1000·ti,gate-clockˆa„ÄcŽiŽgpio5_dbck@1000·ti,gate-clockˆa„Äc�i�gpio4_dbck@1000·ti,gate-clockˆa„Äc�i�gpio3_dbck@1000·ti,gate-clockˆa„Äc‘i‘gpio2_dbck@1000·ti,gate-clockˆa„Ä c’i’wdt3_fck@1000·ti,wait-gate-clockˆa„Ä c“i“per_l4_ick·fixed-factor-clockˆ@cbibgpio6_ick@1010·ti,omap3-interface-clockˆb„Äc”i”gpio5_ick@1010·ti,omap3-interface-clockˆb„Äc•i•gpio4_ick@1010·ti,omap3-interface-clockˆb„Äc–i–gpio3_ick@1010·ti,omap3-interface-clockˆb„Äc—i—gpio2_ick@1010·ti,omap3-interface-clockˆb„Ä c˜i˜wdt3_ick@1010·ti,omap3-interface-clockˆb„Ä c™i™uart3_ick@1010·ti,omap3-interface-clockˆb„Ä cšišuart4_ick@1010·ti,omap3-interface-clockˆb„Äc›i›gpt9_ick@1010·ti,omap3-interface-clockˆb„Ä cœiœgpt8_ick@1010·ti,omap3-interface-clockˆb„Ä c�i�gpt7_ick@1010·ti,omap3-interface-clockˆb„Äcžižgpt6_ick@1010·ti,omap3-interface-clockˆb„ÄcŸiŸgpt5_ick@1010·ti,omap3-interface-clockˆb„Äc i gpt4_ick@1010·ti,omap3-interface-clockˆb„Äc¡i¡gpt3_ick@1010·ti,omap3-interface-clockˆb„Äc¢i¢gpt2_ick@1010·ti,omap3-interface-clockˆb„Äc£i£mcbsp2_ick@1010·ti,omap3-interface-clockˆb„Äc¤i¤mcbsp3_ick@1010·ti,omap3-interface-clockˆb„Äc¥i¥mcbsp4_ick@1010·ti,omap3-interface-clockˆb„Äc¦i¦mcbsp2_gate_fck@1000·ti,composite-gate-clockˆÄ„c i mcbsp3_gate_fck@1000·ti,composite-gate-clockˆÄ„cimcbsp4_gate_fck@1000·ti,composite-gate-clockˆÄ„ciemu_src_mux_ck@1140· ti,mux-clockˆcde„@cfifemu_src_ck·ti,clkdm-gate-clockˆfcgigpclk_fck@1140·ti,divider-clockˆgÄð„@ûpclkx2_fck@1140·ti,divider-clockˆgÄð„@ûatclk_fck@1140·ti,divider-clockˆgÄð„@ûtraceclk_src_fck@1140· ti,mux-clockˆcdeÄ„@chihtraceclk_fck@1140·ti,divider-clockˆhÄ ð„@ûsecure_32k_fck· fixed-clockà€ciiigpt12_fck·fixed-factor-clockˆiwdt1_fck·fixed-factor-clockˆisecurity_l4_ick2·fixed-factor-clockˆ@cjijaes1_ick@a14·ti,omap3-interface-clockˆjÄ„ rng_ick@a14·ti,omap3-interface-clockˆj„ Äsha11_ick@a14·ti,omap3-interface-clockˆj„ Ädes1_ick@a14·ti,omap3-interface-clockˆj„ Äcam_mclk@f00·ti,gate-clockˆkÄ„Xcam_ick@f10·!ti,omap3-no-wait-interface-clockˆ@„ÄcÛiÛcsi2_96m_fck@f00·ti,gate-clockˆ„ÄcÜiÜsecurity_l3_ick·fixed-factor-clockˆ?clilpka_ick@a14·ti,omap3-interface-clockˆl„ Äicr_ick@a10·ti,omap3-interface-clockˆK„ Ädes2_ick@a10·ti,omap3-interface-clockˆK„ Ämspro_ick@a10·ti,omap3-interface-clockˆK„ Ämailboxes_ick@a10·ti,omap3-interface-clockˆK„ Ässi_l4_ick·fixed-factor-clockˆ@csissr1_fck@c00·ti,wait-gate-clockˆ„ Äsr2_fck@c00·ti,wait-gate-clockˆ„ Äsr_l4_ick·fixed-factor-clockˆ@dpll2_fck@40·ti,divider-clockˆ'Äð„@ûcmimdpll2_ck@4·ti,omap3-dpll-clockˆm„$@4�“›cnindpll2_m2_ck@44·ti,divider-clockˆnð„Dûcoioiva2_ck@0·ti,wait-gate-clockˆo„ÄcÝiÝmodem_fck@a00·ti,omap3-interface-clockˆ„ ÄcÞiÞsad2d_ick@a10·ti,omap3-interface-clockˆ?„ Äcßißmad2d_ick@a18·ti,omap3-interface-clockˆ?„ Äcàiàmspro_fck@a00·ti,wait-gate-clockˆ„ Ässi_ssr_gate_fck_3430es2@a00· ti,composite-no-wait-gate-clockˆ Ä„ cpipssi_ssr_div_fck_3430es2@a40·ti,composite-divider-clockˆ Ä„ @$¯cqiqssi_ssr_fck_3430es2·ti,composite-clockˆpqcrirssi_sst_fck_3430es2·fixed-factor-clockˆrcihsotgusb_ick_3430es2@a10·"ti,omap3-hsotgusb-interface-clockˆJ„ ÄcŒiŒssi_ick_3430es2@a10·ti,omap3-ssi-interface-clockˆs„ Äciusim_gate_fck@c00·ti,composite-gate-clockˆFÄ „ c~i~sys_d2_ck·fixed-factor-clockˆcuiuomap_96m_d2_fck·fixed-factor-clockˆFcvivomap_96m_d4_fck·fixed-factor-clockˆFcwiwomap_96m_d8_fck·fixed-factor-clockˆFcxixomap_96m_d10_fck·fixed-factor-clockˆF cyiydpll5_m2_d4_ck·fixed-factor-clockˆtczizdpll5_m2_d8_ck·fixed-factor-clockˆtc{i{dpll5_m2_d16_ck·fixed-factor-clockˆtc|i|dpll5_m2_d20_ck·fixed-factor-clockˆtc}i}usim_mux_fck@c40·ti,composite-mux-clock(ˆuvwxyz{|}Ä„ @ûciusim_fck·ti,composite-clockˆ~usim_ick@c10·ti,omap3-interface-clockˆO„ Ä c°i°dpll5_ck@d04·ti,omap3-dpll-clockˆ„  $ L 4�“c€i€dpll5_m2_ck@d50·ti,divider-clockˆ€ð„ Pûctitsgx_gate_fck@b00·ti,composite-gate-clockˆ'Ä„ cˆiˆcore_d3_ck·fixed-factor-clockˆ'c�i�core_d4_ck·fixed-factor-clockˆ'c‚i‚core_d6_ck·fixed-factor-clockˆ'cƒiƒomap_192m_alwon_fck·fixed-factor-clockˆ#c„i„core_d2_ck·fixed-factor-clockˆ'c…i…sgx_mux_fck@b40·ti,composite-mux-clock ˆ�‚ƒ+„…†‡„ @c‰i‰sgx_fck·ti,composite-clockˆˆ‰sgx_ick@b10·ti,wait-gate-clockˆ?„ Äcáiácpefuse_fck@a08·ti,gate-clockˆ„ ÄcÕiÕts_fck@a08·ti,gate-clockˆA„ ÄcÖiÖusbtll_fck@a08·ti,wait-gate-clockˆt„ Äc×i×usbtll_ick@a18·ti,omap3-interface-clockˆK„ ÄcØiØmmchs3_ick@a10·ti,omap3-interface-clockˆK„ ÄcÙiÙmmchs3_fck@a00·ti,wait-gate-clockˆ„ ÄcÚiÚdss1_alwon_fck_3430es2@e00·ti,dss-gate-clockˆŠÄ„Xc´i´dss_ick_3430es2@e10·ti,omap3-dss-interface-clockˆ@„Äcµiµusbhost_120m_fck@1400·ti,gate-clockˆt„Äcâiâusbhost_48m_fck@1400·ti,dss-gate-clockˆ1„Äcãiãusbhost_ick@1410·ti,omap3-dss-interface-clockˆ@„Äcäiäuart4_fck@1000·ti,wait-gate-clockˆP„Äc§i§clockdomainscore_l3_clkdmti,clockdomainˆ‹Œdpll3_clkdmti,clockdomainˆdpll1_clkdmti,clockdomainˆper_clkdmti,clockdomainlˆ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§emu_clkdmti,clockdomainˆgdpll4_clkdmti,clockdomainˆwkup_clkdmti,clockdomain$ˆ¨©ª«¬­®¯°dss_clkdmti,clockdomainˆ±²³´µcore_l4_clkdmti,clockdomain”ˆ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainˆÛÜiva2_clkdmti,clockdomainˆÝdpll2_clkdmti,clockdomainˆnd2d_clkdmti,clockdomain ˆÞßàdpll5_clkdmti,clockdomainˆ€sgx_clkdmti,clockdomainˆáusbhost_clkdmti,clockdomain ˆâãäcounter@48320000ti,omap-counter32k„H2  Åcounter_32kinterrupt-controller@48200000ti,omap3-intcçÖ„H cidma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma„H`º »Æ Ó`cigpio@48310000ti,omap3-gpio„H1ºÅgpio1àòçÖcõiõgpio@49050000ti,omap3-gpio„IºÅgpio2òçÖgpio@49052000ti,omap3-gpio„I ºÅgpio3òçÖgpio@49054000ti,omap3-gpio„I@º Ågpio4òçÖgpio@49056000ti,omap3-gpio„I`º!Ågpio5òçÖcigpio@49058000ti,omap3-gpio„I€º"Ågpio6òçÖcùiùserial@4806a000ti,omap3-uart„H  HÑ12ÖtxrxÅuart1àÜl7defaultEåserial@4806c000ti,omap3-uart„HÀIÑ34ÖtxrxÅuart2àÜl7defaultEæserial@49020000ti,omap3-uart„IJÑ56ÖtxrxÅuart3àÜl7defaultEçi2c@48070000 ti,omap3-i2c„H€º8ÑÖtxrx+Åi2c17defaultEèà'¬@twl@48„Hº  ti,twl4030çÖ7defaultEéêaudioti,twl4030-audiocodecrtcti,twl4030-rtcº bciti,twl4030-bciº "ëwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1‡ 'ÀŸ regulator-vdacti,twl4030-vdac‡w@Ÿw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1‡:�Ÿ0°còiòregulator-vmmc2ti,twl4030-vmmc2‡:�Ÿ0°regulator-vusb1v5ti,twl4030-vusb1v5cìiìregulator-vusb1v8ti,twl4030-vusb1v8cíiíregulator-vusb3v1ti,twl4030-vusb3v1cëiëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2‡w@Ÿw@ xvdds_dsiregulator-vsimti,twl4030-vsim‡w@Ÿ-ÆÀcóiógpioti,twl4030-gpioòçÖ0côiôtwl4030-usbti,twl4030-usbº <ìJíXëfocipwmti,twl4030-pwmzpwmledti,twl4030-pwmledzpwrbuttonti,twl4030-pwrbuttonºkeypadti,twl4030-keypadº…•madcti,twl4030-madcº¨i2c@48072000 ti,omap3-i2c„H €º9ÑÖtxrx+Åi2c2i2c@48060000 ti,omap3-i2c„H€º=ÑÖtxrx+Åi2c37defaultEîà† cieeprom@50 ti,eeprom„Pmailbox@48094000ti,omap3-mailboxÅmailbox„H @ººÆØdsp ê õspi@48098000ti,omap2-mcspi„H €ºA+Åmcspi1@Ñ#$%&'()* Ötx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi„H  ºB+Åmcspi2 Ñ+,-.Ötx0rx0tx1rx1spi@480b8000ti,omap2-mcspi„H €º[+Åmcspi3 ÑÖtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi„H  º0+Åmcspi4ÑFGÖtx0rx01w@480b2000 ti,omap3-1w„H º:Åhdq1wmmc@4809c000ti,omap3-hsmmc„H ÀºSÅmmc1Ñ=>Ötxrxï7defaultEðñ(ò4óD Nô Wõmmc@480b4000ti,omap3-hsmmc„H @ºVÅmmc2Ñ/0Ötxrx7defaultEö÷(øD`+wlcore@2 ti,wl1835„ ùºmmc@480ad000ti,omap3-hsmmc„H к^Åmmc3ÑMNÖtxrx ndisabledmmu@480bd400uti,omap2-iommu„H Ô€ºÅmmu_isp‚c i mmu@5d000000uti,omap2-iommu„]€ºÅmmu_iva ndisabledwdt@48314000 ti,omap3-wdt„H1@€ Åwd_timer2mcbsp@48074000ti,omap3-mcbsp„H@ÿ’mpu º;< œcommontxrx¬€Åmcbsp1Ñ Ötxrxˆú�fck ndisabledmcbsp@49022000ti,omap3-mcbsp„I ÿI€ÿ ’mpusidetoneº>?œcommontxrxsidetone¬Åmcbsp2mcbsp2_sidetoneÑ!"Ötxrxˆû¤�fckicknokay7defaultEüc i mcbsp@49024000ti,omap3-mcbsp„I@ÿI ÿ ’mpusidetoneºYZœcommontxrxsidetone¬€Åmcbsp3mcbsp3_sidetoneÑÖtxrxˆý¥�fckick ndisabledmcbsp@49026000ti,omap3-mcbsp„I`ÿ’mpu º67 œcommontxrx¬€Åmcbsp4ÑÖtxrxˆþ�fck ndisabledmcbsp@48096000ti,omap3-mcbsp„H `ÿ’mpu ºQR œcommontxrx¬€Åmcbsp5ÑÖtxrxˆÿ�fck ndisabledsham@480c3000ti,omap3-shamÅsham„H 0dº1ÑEÖrxsmartreflex@480cb000ti,omap3-smartreflex-coreÅsmartreflex_core„H °ºsmartreflex@480c9000ti,omap3-smartreflex-ivaÅsmartreflex_mpu_iva„H �ºtimer@48318000ti,omap3430-timer„H1€º%Åtimer1»timer@49032000ti,omap3430-timer„I º&Åtimer2timer@49034000ti,omap3430-timer„I@º'Åtimer3timer@49036000ti,omap3430-timer„I`º(Åtimer4timer@49038000ti,omap3430-timer„I€º)Åtimer5Êtimer@4903a000ti,omap3430-timer„I º*Åtimer6Êtimer@4903c000ti,omap3430-timer„IÀº+Åtimer7Êtimer@4903e000ti,omap3430-timer„Iàº,Åtimer8×Êtimer@49040000ti,omap3430-timer„Iº-Åtimer9×timer@48086000ti,omap3430-timer„H`º.Åtimer10×timer@48088000ti,omap3430-timer„H€º/Åtimer11×timer@48304000ti,omap3430-timer„H0@º_Åtimer12»äusbhstll@48062000 ti,usbhs-tll„H ºN Åusb_tll_hsusbhshost@48064000ti,usbhs-host„H@ Åusb_host_hs+Ï ôehci-phyohci@48064400ti,ohci-omap3„HD ºLehci@48064800 ti,ehci-omap„HH ºMÿgpmc@6e000000ti,omap3430-gpmcÅgpmc„nкÑÖrxtx+çÖò Ï0,cinand@0,0ti,omap2-nand „ º"micron,mt29c4g96maz1@Rbch8bs�,“,¥´"Ç,Ú(é6ø@RR)(;+partition@0SSPL„partition@80000SU-Boot„partition@1c0000 SEnvironment„(partition@280000SKernel„80partition@780000 SFilesystem„h˜ethernet@gpmcsmsc,lan9221smsc,lan9115Yds�*“$¥´ Ç vé*„Ú$<6ø$’¬Ã;)*Ý÷!/<7defaultE „ÿ ùºusb_otg_hs@480ab000ti,omap3-musb„H °º\]œmcdma Åusb_otg_hsR]e n}ÿ …usb2-phyj�2dss@48050000 ti,omap3-dss„Hnok Ådss_coreˆ´�fck+Ïdispc@48050400ti,omap3-dispc„Hº Ådss_dispcˆ´�fckencoder@4804fc00 ti,omap3-dsi„HüHþ@Hÿ ’protophypllº ndisabled Ådss_dsi1ˆ´³ �fcksys_clkencoder@48050800ti,omap3-rfbi„H ndisabled Ådss_rfbiˆ´µ�fckickencoder@48050c00ti,omap3-venc„H  ndisabled Ådss_vencˆ±²�fcktv_dac_clkportendpoint•¥cissi-controller@48058000 ti,omap3-ssiÅssinok„H€H�’sysgddºGœgdd_mpu+Ï ˆr �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port„H H¨’txrx ºCDssi-port@4805b000ti,omap3-ssi-port„H°H¸’txrx ºEFserial@49042000ti,omap3-uart„I ºPÑQRÖtxrxÅuart4àÜlregulator-abb-mpu ti,abb-v1 xabb_mpu_iva+„H0rðH0h’base-addressint-address°ˆÉÚ`êsO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-single„H% \+Öçüÿ7defaultE pinmux_hsusbb1_pins`O:8L N < > @ B D F H J c i pinmux_leds_pinsOTVXc i pinmux_mmc1_cd_pinsOZcñiñisp@480bc000 ti,omap3-isp„H ÀüH غö qðý·ports+bandgap@48002524„H%$ti,omap36xx-bandgap memory@80000000xmemory„€ soundti,omap-twl4030igep2( regulator-vdd33regulator-fixedxvdd331regulator-vddvarioregulator-fixed xvddvario1ciregulator-vdd33aregulator-fixedxvdd33a1cileds7defaultE  gpio-ledsbootSomap3:green:boot QõEonuser0Somap3:red:user0 QõEoffuser1Somap3:red:user1 QõEoffuser2Somap3:green:user1 Qôhsusb1_power_regregulator-fixed xhsusb1_vbus‡2Z Ÿ2Z  SôXpc i hsusb1_phyusb-nop-xceiv iõu ciencoder ti,tfp410 €ù ports+port@0„endpoint•ciport@1„endpoint•ciconnectordvi-connectorSdvi�˜portendpoint•ciregulator-lbep5clwmc-wlenregulator-fixedxregulator-lbep5clwmc-wlen‡2Z Ÿ2Z  S ¤cøiø compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpioswp-gpiosnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,modelti,mcbspregulator-always-ondefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-busenable-active-high