Ð þíö8ùà( ù¨-compulab,omap3-cm-t3530ti,omap34xxti,omap3 +7CompuLab CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu‡“à(•èHà˜Ð�g8¡ O€dp`ð 'À™p¦pmu@54000000arm,cortex-a8-pmupT€²½debugsssocti,omap-inframpu ti,omap3-mpu½mpuiva ti,iva2.2½ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph² +ǽl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÇHscm@2000ti,omap3-scmsimple-busp + Ç pinmux@30 ti,omap3-padconfpinctrl-singlep08+Îßôÿpinmux_uart3_pins/npCãIãpinmux_mmc1_pins0/CïIïpinmux_green_led_pins/²C I pinmux_dss_dpi_pins_common°/¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚCIpinmux_dss_dpi_pins_cm_t35x0/¬®°²´¶CIpinmux_ads7846_pins/ŠCëIëpinmux_mcspi1_pins /˜šœžCêIêpinmux_i2c1_pins/ŠŒCäIäpinmux_mcbsp2_pins / CõIõpinmux_smsc1_pins/ˆjCþIþpinmux_hsusb0_pins`/rtvxz|~€‚„†ˆCIpinmux_twl4030_pins/°ACåIåpinmux_mmc2_pinsP/(*,.02468:CñIñscm_conf@270sysconsimple-buspp0+ Çp0CIpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapp°Qpbias_mmc_omap2430Xpbias_mmc_omap2430gw@-ÆÀCîIîclocks+mcbsp5_mux_fck@68—ti,composite-mux-clockt¤phCImcbsp5_fck—ti,composite-clocktCøIømcbsp1_mux_fck@4—ti,composite-mux-clockt¤pC I mcbsp1_fck—ti,composite-clockt CóIómcbsp2_mux_fck@4—ti,composite-mux-clockt ¤pC I mcbsp2_fck—ti,composite-clockt CôIômcbsp3_mux_fck@68—ti,composite-mux-clockt phCImcbsp3_fck—ti,composite-clocktCöIömcbsp4_mux_fck@68—ti,composite-mux-clockt ¤phCImcbsp4_fck—ti,composite-clocktC÷I÷clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+Îßôÿpinmux_twl4030_vpins /CæIæaes@480c5000 ti,omap3-aes½aespH PP²±AB¶txrxprm@48306000 ti,omap3-prmpH0`@² clocks+virt_16_8m_ck— fixed-clockÀYCIosc_sys_ck@d40— ti,mux-clocktp @CIsys_ck@1270—ti,divider-clockt¤ÐppÛCIsys_clkout1@d70—ti,gate-clocktp p¤dpll3_x2_ck—fixed-factor-clocktòýdpll3_m2x2_ck—fixed-factor-clocktòýCIdpll4_x2_ck—fixed-factor-clocktòýcorex2_fck—fixed-factor-clocktòýCIwkup_l4_ick—fixed-factor-clocktòýCNINcorex2_d3_fck—fixed-factor-clocktòýC…I…corex2_d5_fck—fixed-factor-clocktòýC†I†clockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk— fixed-clockÀomap_32k_fck— fixed-clockÀ€C@I@virt_12m_ck— fixed-clockÀ·CIvirt_13m_ck— fixed-clockÀÆ]@CIvirt_19200000_ck— fixed-clockÀ$øCIvirt_26000000_ck— fixed-clockÀŒº€CIvirt_38_4m_ck— fixed-clockÀIðCIdpll4_ck@d00—ti,omap3-dpll-per-clocktp D 0CIdpll4_m2_ck@d48—ti,divider-clocktÐ?p HÛC I dpll4_m2x2_mul_ck—fixed-factor-clockt òýC!I!dpll4_m2x2_ck@d00—ti,gate-clockt!¤p C"I"omap_96m_alwon_fck—fixed-factor-clockt"òýC)I)dpll3_ck@d00—ti,omap3-dpll-core-clocktp @ 0CIdpll3_m3_ck@1140—ti,divider-clockt¤Ðp@ÛC#I#dpll3_m3x2_mul_ck—fixed-factor-clockt#òýC$I$dpll3_m3x2_ck@d00—ti,gate-clockt$¤ p C%I%emu_core_alwon_ck—fixed-factor-clockt%òýCbIbsys_altclk— fixed-clockÀC.I.mcbsp_clks— fixed-clockÀCIdpll3_m2_ck@d40—ti,divider-clockt¤Ðp @ÛCIcore_ck—fixed-factor-clocktòýC&I&dpll1_fck@940—ti,divider-clockt&¤Ðp @ÛC'I'dpll1_ck@904—ti,omap3-dpll-clockt'p  $ @ 4CIdpll1_x2_ck—fixed-factor-clocktòýC(I(dpll1_x2m2_ck@944—ti,divider-clockt(Ðp DÛC<I<cm_96m_fck—fixed-factor-clockt)òýC*I*omap_96m_fck@d40— ti,mux-clockt*¤p @CEIEdpll4_m3_ck@e40—ti,divider-clockt¤Ð p@ÛC+I+dpll4_m3x2_mul_ck—fixed-factor-clockt+òýC,I,dpll4_m3x2_ck@d00—ti,gate-clockt,¤p C-I-omap_54m_fck@d40— ti,mux-clockt-.¤p @C8I8cm_96m_d2_fck—fixed-factor-clockt*òýC/I/omap_48m_fck@d40— ti,mux-clockt/.¤p @C0I0omap_12m_fck—fixed-factor-clockt0òýCGIGdpll4_m4_ck@e40—ti,divider-clocktÐ p@ÛC1I1dpll4_m4x2_mul_ck—ti,fixed-factor-clockt1+8C2I2dpll4_m4x2_ck@d00—ti,gate-clockt2¤p 8C‰I‰dpll4_m5_ck@f40—ti,divider-clocktÐ?p@ÛC3I3dpll4_m5x2_mul_ck—ti,fixed-factor-clockt3+8C4I4dpll4_m5x2_ck@d00—ti,gate-clockt4¤p 8CjIjdpll4_m6_ck@1140—ti,divider-clockt¤Ð?p@ÛC5I5dpll4_m6x2_mul_ck—fixed-factor-clockt5òýC6I6dpll4_m6x2_ck@d00—ti,gate-clockt6¤p C7I7emu_per_alwon_ck—fixed-factor-clockt7òýCcIcclkout2_src_gate_ck@d70— ti,composite-no-wait-gate-clockt&¤p pC9I9clkout2_src_mux_ck@d70—ti,composite-mux-clockt&*8p pC:I:clkout2_src_ck—ti,composite-clockt9:C;I;sys_clkout2@d70—ti,divider-clockt;¤Ð@p pKmpu_ck—fixed-factor-clockt<òýC=I=arm_fck@924—ti,divider-clockt=p $Ðemu_mpu_alwon_ck—fixed-factor-clockt=òýCdIdl3_ick@a40—ti,divider-clockt&Ðp @ÛC>I>l4_ick@a40—ti,divider-clockt>¤Ðp @ÛC?I?rm_ick@c40—ti,divider-clockt?¤Ðp @Ûgpt10_gate_fck@a00—ti,composite-gate-clockt¤ p CAIAgpt10_mux_fck@a40—ti,composite-mux-clockt@¤p @CBIBgpt10_fck—ti,composite-clocktABgpt11_gate_fck@a00—ti,composite-gate-clockt¤ p CCICgpt11_mux_fck@a40—ti,composite-mux-clockt@¤p @CDIDgpt11_fck—ti,composite-clocktCDcore_96m_fck—fixed-factor-clocktEòýCImmchs2_fck@a00—ti,wait-gate-clocktp ¤C´I´mmchs1_fck@a00—ti,wait-gate-clocktp ¤CµIµi2c3_fck@a00—ti,wait-gate-clocktp ¤C¶I¶i2c2_fck@a00—ti,wait-gate-clocktp ¤C·I·i2c1_fck@a00—ti,wait-gate-clocktp ¤C¸I¸mcbsp5_gate_fck@a00—ti,composite-gate-clockt¤ p CImcbsp1_gate_fck@a00—ti,composite-gate-clockt¤ p C I core_48m_fck—fixed-factor-clockt0òýCFIFmcspi4_fck@a00—ti,wait-gate-clocktFp ¤C¹I¹mcspi3_fck@a00—ti,wait-gate-clocktFp ¤CºIºmcspi2_fck@a00—ti,wait-gate-clocktFp ¤C»I»mcspi1_fck@a00—ti,wait-gate-clocktFp ¤C¼I¼uart2_fck@a00—ti,wait-gate-clocktFp ¤C½I½uart1_fck@a00—ti,wait-gate-clocktFp ¤ C¾I¾core_12m_fck—fixed-factor-clocktGòýCHIHhdq_fck@a00—ti,wait-gate-clocktHp ¤C¿I¿core_l3_ick—fixed-factor-clockt>òýCIIIsdrc_ick@a10—ti,wait-gate-clocktIp ¤CŠIŠgpmc_fck—fixed-factor-clocktIòýcore_l4_ick—fixed-factor-clockt?òýCJIJmmchs2_ick@a10—ti,omap3-interface-clocktJp ¤CÀIÀmmchs1_ick@a10—ti,omap3-interface-clocktJp ¤CÁIÁhdq_ick@a10—ti,omap3-interface-clocktJp ¤CÂIÂmcspi4_ick@a10—ti,omap3-interface-clocktJp ¤CÃIÃmcspi3_ick@a10—ti,omap3-interface-clocktJp ¤CÄIÄmcspi2_ick@a10—ti,omap3-interface-clocktJp ¤CÅIÅmcspi1_ick@a10—ti,omap3-interface-clocktJp ¤CÆIÆi2c3_ick@a10—ti,omap3-interface-clocktJp ¤CÇIÇi2c2_ick@a10—ti,omap3-interface-clocktJp ¤CÈIÈi2c1_ick@a10—ti,omap3-interface-clocktJp ¤CÉIÉuart2_ick@a10—ti,omap3-interface-clocktJp ¤CÊIÊuart1_ick@a10—ti,omap3-interface-clocktJp ¤ CËIËgpt11_ick@a10—ti,omap3-interface-clocktJp ¤ CÌIÌgpt10_ick@a10—ti,omap3-interface-clocktJp ¤ CÍIÍmcbsp5_ick@a10—ti,omap3-interface-clocktJp ¤ CÎIÎmcbsp1_ick@a10—ti,omap3-interface-clocktJp ¤ CÏIÏomapctrl_ick@a10—ti,omap3-interface-clocktJp ¤CÐIÐdss_tv_fck@e00—ti,gate-clockt8p¤C¯I¯dss_96m_fck@e00—ti,gate-clocktEp¤C°I°dss2_alwon_fck@e00—ti,gate-clocktp¤C±I±dummy_ck— fixed-clockÀgpt1_gate_fck@c00—ti,composite-gate-clockt¤p CKIKgpt1_mux_fck@c40—ti,composite-mux-clockt@p @CLILgpt1_fck—ti,composite-clocktKLaes2_ick@a10—ti,omap3-interface-clocktJ¤p CÑIÑwkup_32k_fck—fixed-factor-clockt@òýCMIMgpio1_dbck@c00—ti,gate-clocktMp ¤C¦I¦sha12_ick@a10—ti,omap3-interface-clocktJp ¤CÒIÒwdt2_fck@c00—ti,wait-gate-clocktMp ¤C§I§wdt2_ick@c10—ti,omap3-interface-clocktNp ¤C¨I¨wdt1_ick@c10—ti,omap3-interface-clocktNp ¤C©I©gpio1_ick@c10—ti,omap3-interface-clocktNp ¤CªIªomap_32ksync_ick@c10—ti,omap3-interface-clocktNp ¤C«I«gpt12_ick@c10—ti,omap3-interface-clocktNp ¤C¬I¬gpt1_ick@c10—ti,omap3-interface-clocktNp ¤C­I­per_96m_fck—fixed-factor-clockt)òýC I per_48m_fck—fixed-factor-clockt0òýCOIOuart3_fck@1000—ti,wait-gate-clocktOp¤ CŒIŒgpt2_gate_fck@1000—ti,composite-gate-clockt¤pCPIPgpt2_mux_fck@1040—ti,composite-mux-clockt@p@CQIQgpt2_fck—ti,composite-clocktPQgpt3_gate_fck@1000—ti,composite-gate-clockt¤pCRIRgpt3_mux_fck@1040—ti,composite-mux-clockt@¤p@CSISgpt3_fck—ti,composite-clocktRSgpt4_gate_fck@1000—ti,composite-gate-clockt¤pCTITgpt4_mux_fck@1040—ti,composite-mux-clockt@¤p@CUIUgpt4_fck—ti,composite-clocktTUgpt5_gate_fck@1000—ti,composite-gate-clockt¤pCVIVgpt5_mux_fck@1040—ti,composite-mux-clockt@¤p@CWIWgpt5_fck—ti,composite-clocktVWgpt6_gate_fck@1000—ti,composite-gate-clockt¤pCXIXgpt6_mux_fck@1040—ti,composite-mux-clockt@¤p@CYIYgpt6_fck—ti,composite-clocktXYgpt7_gate_fck@1000—ti,composite-gate-clockt¤pCZIZgpt7_mux_fck@1040—ti,composite-mux-clockt@¤p@C[I[gpt7_fck—ti,composite-clocktZ[gpt8_gate_fck@1000—ti,composite-gate-clockt¤ pC\I\gpt8_mux_fck@1040—ti,composite-mux-clockt@¤p@C]I]gpt8_fck—ti,composite-clockt\]gpt9_gate_fck@1000—ti,composite-gate-clockt¤ pC^I^gpt9_mux_fck@1040—ti,composite-mux-clockt@¤p@C_I_gpt9_fck—ti,composite-clockt^_per_32k_alwon_fck—fixed-factor-clockt@òýC`I`gpio6_dbck@1000—ti,gate-clockt`p¤C�I�gpio5_dbck@1000—ti,gate-clockt`p¤CŽIŽgpio4_dbck@1000—ti,gate-clockt`p¤C�I�gpio3_dbck@1000—ti,gate-clockt`p¤C�I�gpio2_dbck@1000—ti,gate-clockt`p¤ C‘I‘wdt3_fck@1000—ti,wait-gate-clockt`p¤ C’I’per_l4_ick—fixed-factor-clockt?òýCaIagpio6_ick@1010—ti,omap3-interface-clocktap¤C“I“gpio5_ick@1010—ti,omap3-interface-clocktap¤C”I”gpio4_ick@1010—ti,omap3-interface-clocktap¤C•I•gpio3_ick@1010—ti,omap3-interface-clocktap¤C–I–gpio2_ick@1010—ti,omap3-interface-clocktap¤ C—I—wdt3_ick@1010—ti,omap3-interface-clocktap¤ C˜I˜uart3_ick@1010—ti,omap3-interface-clocktap¤ C™I™uart4_ick@1010—ti,omap3-interface-clocktap¤CšIšgpt9_ick@1010—ti,omap3-interface-clocktap¤ C›I›gpt8_ick@1010—ti,omap3-interface-clocktap¤ CœIœgpt7_ick@1010—ti,omap3-interface-clocktap¤C�I�gpt6_ick@1010—ti,omap3-interface-clocktap¤CžIžgpt5_ick@1010—ti,omap3-interface-clocktap¤CŸIŸgpt4_ick@1010—ti,omap3-interface-clocktap¤C I gpt3_ick@1010—ti,omap3-interface-clocktap¤C¡I¡gpt2_ick@1010—ti,omap3-interface-clocktap¤C¢I¢mcbsp2_ick@1010—ti,omap3-interface-clocktap¤C£I£mcbsp3_ick@1010—ti,omap3-interface-clocktap¤C¤I¤mcbsp4_ick@1010—ti,omap3-interface-clocktap¤C¥I¥mcbsp2_gate_fck@1000—ti,composite-gate-clockt¤pC I mcbsp3_gate_fck@1000—ti,composite-gate-clockt¤pCImcbsp4_gate_fck@1000—ti,composite-gate-clockt¤pCIemu_src_mux_ck@1140— ti,mux-clocktbcdp@CeIeemu_src_ck—ti,clkdm-gate-clockteCfIfpclk_fck@1140—ti,divider-clocktf¤Ðp@Ûpclkx2_fck@1140—ti,divider-clocktf¤Ðp@Ûatclk_fck@1140—ti,divider-clocktf¤Ðp@Ûtraceclk_src_fck@1140— ti,mux-clocktbcd¤p@CgIgtraceclk_fck@1140—ti,divider-clocktg¤ Ðp@Ûsecure_32k_fck— fixed-clockÀ€ChIhgpt12_fck—fixed-factor-clockthòýwdt1_fck—fixed-factor-clockthòýsecurity_l4_ick2—fixed-factor-clockt?òýCiIiaes1_ick@a14—ti,omap3-interface-clockti¤p rng_ick@a14—ti,omap3-interface-clocktip ¤sha11_ick@a14—ti,omap3-interface-clocktip ¤des1_ick@a14—ti,omap3-interface-clocktip ¤cam_mclk@f00—ti,gate-clocktj¤p8cam_ick@f10—!ti,omap3-no-wait-interface-clockt?p¤CÙIÙcsi2_96m_fck@f00—ti,gate-clocktp¤CÚIÚsecurity_l3_ick—fixed-factor-clockt>òýCkIkpka_ick@a14—ti,omap3-interface-clocktkp ¤icr_ick@a10—ti,omap3-interface-clocktJp ¤des2_ick@a10—ti,omap3-interface-clocktJp ¤mspro_ick@a10—ti,omap3-interface-clocktJp ¤mailboxes_ick@a10—ti,omap3-interface-clocktJp ¤ssi_l4_ick—fixed-factor-clockt?òýCrIrsr1_fck@c00—ti,wait-gate-clocktp ¤sr2_fck@c00—ti,wait-gate-clocktp ¤sr_l4_ick—fixed-factor-clockt?òýdpll2_fck@40—ti,divider-clockt&¤Ðp@ÛClIldpll2_ck@4—ti,omap3-dpll-clocktlp$@4as{CmImdpll2_m2_ck@44—ti,divider-clocktmÐpDÛCnIniva2_ck@0—ti,wait-gate-clocktnp¤CÛIÛmodem_fck@a00—ti,omap3-interface-clocktp ¤CÜIÜsad2d_ick@a10—ti,omap3-interface-clockt>p ¤CÝIÝmad2d_ick@a18—ti,omap3-interface-clockt>p ¤CÞIÞmspro_fck@a00—ti,wait-gate-clocktp ¤ssi_ssr_gate_fck_3430es2@a00— ti,composite-no-wait-gate-clockt¤p CoIossi_ssr_div_fck_3430es2@a40—ti,composite-divider-clockt¤p @$�CpIpssi_ssr_fck_3430es2—ti,composite-clocktopCqIqssi_sst_fck_3430es2—fixed-factor-clocktqòýCIhsotgusb_ick_3430es2@a10—"ti,omap3-hsotgusb-interface-clocktIp ¤C‹I‹ssi_ick_3430es2@a10—ti,omap3-ssi-interface-clocktrp ¤CIusim_gate_fck@c00—ti,composite-gate-clocktE¤ p C}I}sys_d2_ck—fixed-factor-clocktòýCtItomap_96m_d2_fck—fixed-factor-clocktEòýCuIuomap_96m_d4_fck—fixed-factor-clocktEòýCvIvomap_96m_d8_fck—fixed-factor-clocktEòýCwIwomap_96m_d10_fck—fixed-factor-clocktEòý CxIxdpll5_m2_d4_ck—fixed-factor-clocktsòýCyIydpll5_m2_d8_ck—fixed-factor-clocktsòýCzIzdpll5_m2_d16_ck—fixed-factor-clocktsòýC{I{dpll5_m2_d20_ck—fixed-factor-clocktsòýC|I|usim_mux_fck@c40—ti,composite-mux-clock(ttuvwxyz{|¤p @ÛC~I~usim_fck—ti,composite-clockt}~usim_ick@c10—ti,omap3-interface-clocktNp ¤ C®I®dpll5_ck@d04—ti,omap3-dpll-clocktp  $ L 4asCIdpll5_m2_ck@d50—ti,divider-clocktÐp PÛCsIssgx_gate_fck@b00—ti,composite-gate-clockt&¤p C‡I‡core_d3_ck—fixed-factor-clockt&òýC€I€core_d4_ck—fixed-factor-clockt&òýC�I�core_d6_ck—fixed-factor-clockt&òýC‚I‚omap_192m_alwon_fck—fixed-factor-clockt"òýCƒIƒcore_d2_ck—fixed-factor-clockt&òýC„I„sgx_mux_fck@b40—ti,composite-mux-clock t€�‚*ƒ„…†p @CˆIˆsgx_fck—ti,composite-clockt‡ˆsgx_ick@b10—ti,wait-gate-clockt>p ¤CßIßcpefuse_fck@a08—ti,gate-clocktp ¤CÓIÓts_fck@a08—ti,gate-clockt@p ¤CÔIÔusbtll_fck@a08—ti,wait-gate-clocktsp ¤CÕIÕusbtll_ick@a18—ti,omap3-interface-clocktJp ¤CÖIÖmmchs3_ick@a10—ti,omap3-interface-clocktJp ¤C×I×mmchs3_fck@a00—ti,wait-gate-clocktp ¤CØIØdss1_alwon_fck_3430es2@e00—ti,dss-gate-clockt‰¤p8C²I²dss_ick_3430es2@e10—ti,omap3-dss-interface-clockt?p¤C³I³usbhost_120m_fck@1400—ti,gate-clocktsp¤CàIàusbhost_48m_fck@1400—ti,dss-gate-clockt0p¤CáIáusbhost_ick@1410—ti,omap3-dss-interface-clockt?p¤CâIâclockdomainscore_l3_clkdmti,clockdomaintŠ‹dpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtŒ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥emu_clkdmti,clockdomaintfdpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$t¦§¨©ª«¬­®dss_clkdmti,clockdomaint¯°±²³core_l4_clkdmti,clockdomain”t´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרcam_clkdmti,clockdomaintÙÚiva2_clkdmti,clockdomaintÛdpll2_clkdmti,clockdomaintmd2d_clkdmti,clockdomain tÜÝÞdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintßusbhost_clkdmti,clockdomain tàáâcounter@48320000ti,omap-counter32kpH2  ½counter_32kinterrupt-controller@48200000ti,omap3-intcßÎpH CIdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`² ›¦ ³`CIgpio@48310000ti,omap3-gpiopH1²½gpio1ÀÒâßÎgpio@49050000ti,omap3-gpiopI²½gpio2ÒâßÎCíIígpio@49052000ti,omap3-gpiopI ²½gpio3ÒâßÎgpio@49054000ti,omap3-gpiopI@² ½gpio4ÒâßÎgpio@49056000ti,omap3-gpiopI`²!½gpio5ÒâßÎgpio@49058000ti,omap3-gpiopI€²"½gpio6ÒâßÎCÿIÿserial@4806a000ti,omap3-uartpH  îH±12¶txrx½uart1ÀÜlserial@4806c000ti,omap3-uartpHÀîI±34¶txrx½uart2ÀÜlserial@49020000ti,omap3-uartpIîJ±56¶txrx½uart3ÀÜldefaultãi2c@48070000 ti,omap3-i2cpH€²8±¶txrx+½i2c1defaultäÀ€at24@50 at24,24c02pPtwl@48pH²  ti,twl4030ßÎdefaultåæaudioti,twl4030-audiocodecrtcti,twl4030-rtc² bciti,twl4030-bci² #çwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1g 'À CIregulator-vdacti,twl4030-vdacgw@w@CIregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1g:�0°CðIðregulator-vmmc2ti,twl4030-vmmc2g:�0°regulator-vusb1v5ti,twl4030-vusb1v5CèIèregulator-vusb1v8ti,twl4030-vusb1v8CéIéregulator-vusb3v1ti,twl4030-vusb3v1CçIçregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2gw@w@regulator-vsimti,twl4030-vsimgw@-ÆÀgpioti,twl4030-gpioÒâßÎ1=C I twl4030-usbti,twl4030-usb² HèVédçr{CIpwmti,twl4030-pwm†pwmledti,twl4030-pwmled†pwrbuttonti,twl4030-pwrbutton²keypadti,twl4030-keypad²‘¡$´0iglj. madcti,twl4030-madc²Ái2c@48072000 ti,omap3-i2cpH €²9±¶txrx+½i2c2i2c@48060000 ti,omap3-i2cpH€²=±¶txrx+½i2c3À€mailbox@48094000ti,omap3-mailbox½mailboxpH @²Óßñdsp  spi@48098000ti,omap2-mcspipH €²A+½mcspi1@±#$%&'()* ¶tx0rx0tx1rx1tx2rx2tx3rx3defaultêads7846@0defaultë ti,ads7846'ìp2ã` í² DíQZÿclÿu´…ÿ•¥ µÅspi@4809a000ti,omap2-mcspipH  ²B+½mcspi2 ±+,-.¶tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH €²[+½mcspi3 ±¶tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH  ²0+½mcspi4±FG¶tx0rx01w@480b2000 ti,omap3-1wpH ²:½hdq1wmmc@4809c000ti,omap3-hsmmcpH À²S½mmc1Ó±=>¶txrxàîdefaultïí÷ðmmc@480b4000ti,omap3-hsmmcpH @²V½mmc2±/0¶txrxdefaultñ÷òímmc@480ad000ti,omap3-hsmmcpH в^½mmc3±MN¶txrx $disabledmmu@480bd400+ti,omap2-iommupH Ô€²½mmu_isp8CImmu@5d000000+ti,omap2-iommup]€²½mmu_iva $disabledwdt@48314000 ti,omap3-wdtpH1@€ ½wd_timer2mcbsp@48074000ti,omap3-mcbsppH@ÿHmpu ²;< Rcommontxrxb€½mcbsp1± ¶txrxtó{fck $disabledmcbsp@49022000ti,omap3-mcbsppI ÿI€ÿ Hmpusidetone²>?Rcommontxrxsidetoneb½mcbsp2mcbsp2_sidetone±!"¶txrxtô£{fckick$okdefaultõCImcbsp@49024000ti,omap3-mcbsppI@ÿI ÿ Hmpusidetone²YZRcommontxrxsidetoneb€½mcbsp3mcbsp3_sidetone±¶txrxtö¤{fckick $disabledmcbsp@49026000ti,omap3-mcbsppI`ÿHmpu ²67 Rcommontxrxb€½mcbsp4±¶txrxt÷{fck $disabledmcbsp@48096000ti,omap3-mcbsppH `ÿHmpu ²QR Rcommontxrxb€½mcbsp5±¶txrxtø{fck $disabledsham@480c3000ti,omap3-sham½shampH 0d²1±E¶rxsmartreflex@480cb000ti,omap3-smartreflex-core½smartreflex_corepH °²smartreflex@480c9000ti,omap3-smartreflex-iva½smartreflex_mpu_ivapH �²timer@48318000ti,omap3430-timerpH1€²%½timer1qtimer@49032000ti,omap3430-timerpI ²&½timer2timer@49034000ti,omap3430-timerpI@²'½timer3timer@49036000ti,omap3430-timerpI`²(½timer4timer@49038000ti,omap3430-timerpI€²)½timer5€timer@4903a000ti,omap3430-timerpI ²*½timer6€timer@4903c000ti,omap3430-timerpIÀ²+½timer7€timer@4903e000ti,omap3430-timerpIà²,½timer8�€timer@49040000ti,omap3430-timerpI²-½timer9�timer@48086000ti,omap3430-timerpH`².½timer10�timer@48088000ti,omap3430-timerpH€²/½timer11�timer@48304000ti,omap3430-timerpH0@²_½timer12qšusbhstll@48062000 ti,usbhs-tllpH ²N ½usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ ½usb_host_hs+Ç ªehci-phy µehci-phyohci@48064400ti,ohci-omap3pHD ²Lehci@48064800 ti,ehci-omappHH ²MÀùúgpmc@6e000000ti,omap3430-gpmc½gpmcpnв±¶rxtxÅÑ+ßÎÒâ Ç,CûIûnand@0,0ti,omap2-nand p û²ãòsw"x4xFUxhx{‰Z˜¦ZµÏHÞ<øx xº,Z+partition@0Dxloaderppartition@0x80000Dubootppartition@0x260000Duboot environmentp&partition@0x2a0000Dlinuxp*@partition@0x6a0000Drootfspjˆethernet@gpmcsmsc,lan9221smsc,lan9115JòUo"–4–FUh(˜-¦Œ{-‰Œø› ›Ïxµ‰KÞK ¸,Ïüßýíúdefaultþ ÿ² pÿusb_otg_hs@480ab000ti,omap3-musbpH °²\]Rmcdma ½usb_otg_hs# default,;À Cusb2-phyvM2dss@48050000 ti,omap3-dsspH$ok ½dss_coret²{fck+Çdefaultdispc@48050400ti,omap3-dispcpH² ½dss_dispct²{fckencoder@4804fc00 ti,omap3-dsipHüHþ@Hÿ Hprotophypll² $disabled ½dss_dsi1t²± {fcksys_clkencoder@48050800ti,omap3-rfbipH $disabled ½dss_rfbit²³{fckickencoder@48050c00ti,omap3-vencpH $ok ½dss_venct¯{fckSportendpoint_oC I ssi-controller@48058000 ti,omap3-ssi½ssi$okpH€H�Hsysgdd²GRgdd_mpu+Ç tq {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpH H¨Htxrx ²CDssi-port@4805b000ti,omap3-ssi-portpH°H¸Htxrx ²EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%Ø$+Îßôÿisp@480bc000 ti,omap3-isppH ÀüH Ø|²{Ql‚—ports+bandgap@48002524pH%$ti,omap34xx-bandgapŽmemory@80000000dmemoryp€leds gpio-ledsdefault ledb Dcm-t3x:green ¤ÿ ªheartbeathsusb1_power_regregulator-fixed Xhsusb1_vbusg2Z 2Z ÀpC I hsusb2_power_regregulator-fixed Xhsusb2_vbusg2Z 2Z ÀpC I hsusb1_phyusb-nop-xceiv'  Ñ CùIùhsusb2_phyusb-nop-xceiv'  Ñ CúIúads7846-regregulator-fixed Xads7846-regg2Z 2Z CìIìconnectorsvideo-connectorDtvportendpoint_ CIsoundti,omap-twl4030Ýcm-t35æregulator-vddvarioregulator-fixed XvddvarioïCüIüregulator-vdd33aregulator-fixedXvdd33aïCýIýregulator-mmc2-sdio-resetregulator-fixedXregulator-mmc2-sdio-resetg2Z 2Z  L  CòIò compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-type#thermal-sensor-cellsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high