Ð þí Á8ÿÔ( íÿœ2logicpd,dm3730-som-lv-devkitti,omap3630ti,omap3 ++7LogicPD Zoom DM3730 SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/display@0cpus+cpu@0arm,cortex-a8ucpu�…Œcpu˜“ওàs 'ÀO€ 57È·pmu@54000000arm,cortex-a8-pmu�T€ÃÎdebugsssocti,omap-inframpu ti,omap3-mpuÎmpuiva ti,iva2.2Îivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�hà +ØÎl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ØHscm@2000ti,omap3-scmsimple-bus� + Ø pinmux@30 ti,omap3-padconfpinctrl-single�08+ßð#ÿ@defaultNXæ^æpinmux_mm3_pins@f468:T Ü ¢Xó^ópinmux_mcbsp2_pins f pinmux_uart2_pins(fDFHJhXç^çpinmux_mcspi1_pins f˜šœžXí^ípinmux_hsusb2_pins0f¤ ¦ ¨ ª ¬ ® X^pinmux_hsusb_otg_pins`frtvxz|~€‚„†ˆX^pinmux_twl4030_pinsf°AXè^èpinmux_gpio_key_pinsfþX ^ pinmux_led_pinsf.X^pinmux_lan9221_pinsfTXÿ^ÿpinmux_mmc1_pins@füXï^ïpinmux_lcd_enable_pinfZX^pinmux_dss_dpi_pins1 f¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊX^scm_conf@270sysconsimple-bus�p0+ Øp0X^pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap�°zpbias_mmc_omap2430�pbias_mmc_omap2430�w@¨-ÆÀXî^îclocks+mcbsp5_mux_fck@68Àti,composite-mux-clock…Í�hX ^ mcbsp5_fckÀti,composite-clock… Xú^úmcbsp1_mux_fck@4Àti,composite-mux-clock…Í�X ^ mcbsp1_fckÀti,composite-clock… Xö^ömcbsp2_mux_fck@4Àti,composite-mux-clock… Í�X^mcbsp2_fckÀti,composite-clock… X÷^÷mcbsp3_mux_fck@68Àti,composite-mux-clock… �hX^mcbsp3_fckÀti,composite-clock…Xø^ømcbsp4_mux_fck@68Àti,composite-mux-clock… Í�hX^mcbsp4_fckÀti,composite-clock…Xù^ùclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ßð#ÿ@defaultNpinmux_hsusb1_reset_pinfX^pinmux_twl4030_vpins fXé^épinmux_led_pins_wkupf$X^pinmux_backlight_pinsfX^aes@480c5000 ti,omap3-aesÎaes�H PPÃÚABßtxrxprm@48306000 ti,omap3-prm�H0`@à clocks+virt_16_8m_ckÀ fixed-clockéYX^osc_sys_ck@d40À ti,mux-clock…� @X^sys_ck@1270Àti,divider-clock…Íù�pX ^ sys_clkout1@d70Àti,gate-clock…� pÍdpll3_x2_ckÀfixed-factor-clock…&dpll3_m2x2_ckÀfixed-factor-clock…&X^dpll4_x2_ckÀfixed-factor-clock…&corex2_fckÀfixed-factor-clock…&X!^!wkup_l4_ickÀfixed-factor-clock… &XP^Pcorex2_d3_fckÀfixed-factor-clock…!&X‡^‡corex2_d5_fckÀfixed-factor-clock…!&Xˆ^ˆclockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclkÀ fixed-clockéomap_32k_fckÀ fixed-clocké€XB^Bvirt_12m_ckÀ fixed-clocké·X^virt_13m_ckÀ fixed-clockéÆ]@X^virt_19200000_ckÀ fixed-clocké$øX^virt_26000000_ckÀ fixed-clock錺€X^virt_38_4m_ckÀ fixed-clockéIðX^dpll4_ck@d00Àti,omap3-dpll-per-j-type-clock… � D 0X^dpll4_m2_ck@d48Àti,divider-clock…ù?� HX"^"dpll4_m2x2_mul_ckÀfixed-factor-clock…"&X#^#dpll4_m2x2_ck@d00Àti,hsdiv-gate-clock…#Í� 0X$^$omap_96m_alwon_fckÀfixed-factor-clock…$&X+^+dpll3_ck@d00Àti,omap3-dpll-core-clock… � @ 0X^dpll3_m3_ck@1140Àti,divider-clock…Íù�@X%^%dpll3_m3x2_mul_ckÀfixed-factor-clock…%&X&^&dpll3_m3x2_ck@d00Àti,hsdiv-gate-clock…&Í � 0X'^'emu_core_alwon_ckÀfixed-factor-clock…'&Xd^dsys_altclkÀ fixed-clockéX0^0mcbsp_clksÀ fixed-clockéX^dpll3_m2_ck@d40Àti,divider-clock…Íù� @X^core_ckÀfixed-factor-clock…&X(^(dpll1_fck@940Àti,divider-clock…(Íù� @X)^)dpll1_ck@904Àti,omap3-dpll-clock… )�  $ @ 4X^dpll1_x2_ckÀfixed-factor-clock…&X*^*dpll1_x2m2_ck@944Àti,divider-clock…*ù� DX>^>cm_96m_fckÀfixed-factor-clock…+&X,^,omap_96m_fck@d40À ti,mux-clock…, Í� @XG^Gdpll4_m3_ck@e40Àti,divider-clock…Íù �@X-^-dpll4_m3x2_mul_ckÀfixed-factor-clock…-&X.^.dpll4_m3x2_ck@d00Àti,hsdiv-gate-clock….Í� 0X/^/omap_54m_fck@d40À ti,mux-clock…/0Í� @X:^:cm_96m_d2_fckÀfixed-factor-clock…,&X1^1omap_48m_fck@d40À ti,mux-clock…10Í� @X2^2omap_12m_fckÀfixed-factor-clock…2&XI^Idpll4_m4_ck@e40Àti,divider-clock…ù �@X3^3dpll4_m4x2_mul_ckÀti,fixed-factor-clock…3FTaX4^4dpll4_m4x2_ck@d00Àti,gate-clock…4Í� 0aX‹^‹dpll4_m5_ck@f40Àti,divider-clock…ù?�@X5^5dpll4_m5x2_mul_ckÀti,fixed-factor-clock…5FTaX6^6dpll4_m5x2_ck@d00Àti,hsdiv-gate-clock…6Í� 0aXl^ldpll4_m6_ck@1140Àti,divider-clock…Íù?�@X7^7dpll4_m6x2_mul_ckÀfixed-factor-clock…7&X8^8dpll4_m6x2_ck@d00Àti,hsdiv-gate-clock…8Í� 0X9^9emu_per_alwon_ckÀfixed-factor-clock…9&Xe^eclkout2_src_gate_ck@d70À ti,composite-no-wait-gate-clock…(Í� pX;^;clkout2_src_mux_ck@d70Àti,composite-mux-clock…( ,:� pX<^<clkout2_src_ckÀti,composite-clock…;<X=^=sys_clkout2@d70Àti,divider-clock…=Íù@� ptmpu_ckÀfixed-factor-clock…>&X?^?arm_fck@924Àti,divider-clock…?� $ùemu_mpu_alwon_ckÀfixed-factor-clock…?&Xf^fl3_ick@a40Àti,divider-clock…(ù� @X@^@l4_ick@a40Àti,divider-clock…@Íù� @XA^Arm_ick@c40Àti,divider-clock…AÍù� @gpt10_gate_fck@a00Àti,composite-gate-clock… Í � XC^Cgpt10_mux_fck@a40Àti,composite-mux-clock…B Í� @XD^Dgpt10_fckÀti,composite-clock…CDgpt11_gate_fck@a00Àti,composite-gate-clock… Í � XE^Egpt11_mux_fck@a40Àti,composite-mux-clock…B Í� @XF^Fgpt11_fckÀti,composite-clock…EFcore_96m_fckÀfixed-factor-clock…G&X^mmchs2_fck@a00Àti,wait-gate-clock…� ÍX·^·mmchs1_fck@a00Àti,wait-gate-clock…� ÍX¸^¸i2c3_fck@a00Àti,wait-gate-clock…� ÍX¹^¹i2c2_fck@a00Àti,wait-gate-clock…� ÍXº^ºi2c1_fck@a00Àti,wait-gate-clock…� ÍX»^»mcbsp5_gate_fck@a00Àti,composite-gate-clock…Í � X^mcbsp1_gate_fck@a00Àti,composite-gate-clock…Í � X ^ core_48m_fckÀfixed-factor-clock…2&XH^Hmcspi4_fck@a00Àti,wait-gate-clock…H� ÍX¼^¼mcspi3_fck@a00Àti,wait-gate-clock…H� ÍX½^½mcspi2_fck@a00Àti,wait-gate-clock…H� ÍX¾^¾mcspi1_fck@a00Àti,wait-gate-clock…H� ÍX¿^¿uart2_fck@a00Àti,wait-gate-clock…H� ÍXÀ^Àuart1_fck@a00Àti,wait-gate-clock…H� Í XÁ^Ácore_12m_fckÀfixed-factor-clock…I&XJ^Jhdq_fck@a00Àti,wait-gate-clock…J� ÍXÂ^Âcore_l3_ickÀfixed-factor-clock…@&XK^Ksdrc_ick@a10Àti,wait-gate-clock…K� ÍXŒ^Œgpmc_fckÀfixed-factor-clock…K&core_l4_ickÀfixed-factor-clock…A&XL^Lmmchs2_ick@a10Àti,omap3-interface-clock…L� ÍXÃ^Ãmmchs1_ick@a10Àti,omap3-interface-clock…L� ÍXÄ^Ähdq_ick@a10Àti,omap3-interface-clock…L� ÍXÅ^Åmcspi4_ick@a10Àti,omap3-interface-clock…L� ÍXÆ^Æmcspi3_ick@a10Àti,omap3-interface-clock…L� ÍXÇ^Çmcspi2_ick@a10Àti,omap3-interface-clock…L� ÍXÈ^Èmcspi1_ick@a10Àti,omap3-interface-clock…L� ÍXÉ^Éi2c3_ick@a10Àti,omap3-interface-clock…L� ÍXÊ^Êi2c2_ick@a10Àti,omap3-interface-clock…L� ÍXË^Ëi2c1_ick@a10Àti,omap3-interface-clock…L� ÍXÌ^Ìuart2_ick@a10Àti,omap3-interface-clock…L� ÍXÍ^Íuart1_ick@a10Àti,omap3-interface-clock…L� Í XÎ^Îgpt11_ick@a10Àti,omap3-interface-clock…L� Í XÏ^Ïgpt10_ick@a10Àti,omap3-interface-clock…L� Í XÐ^Ðmcbsp5_ick@a10Àti,omap3-interface-clock…L� Í XÑ^Ñmcbsp1_ick@a10Àti,omap3-interface-clock…L� Í XÒ^Òomapctrl_ick@a10Àti,omap3-interface-clock…L� ÍXÓ^Ódss_tv_fck@e00Àti,gate-clock…:�ÍX²^²dss_96m_fck@e00Àti,gate-clock…G�ÍX³^³dss2_alwon_fck@e00Àti,gate-clock… �ÍX´^´dummy_ckÀ fixed-clockégpt1_gate_fck@c00Àti,composite-gate-clock… Í� XM^Mgpt1_mux_fck@c40Àti,composite-mux-clock…B � @XN^Ngpt1_fckÀti,composite-clock…MNaes2_ick@a10Àti,omap3-interface-clock…LÍ� XÔ^Ôwkup_32k_fckÀfixed-factor-clock…B&XO^Ogpio1_dbck@c00Àti,gate-clock…O� ÍX©^©sha12_ick@a10Àti,omap3-interface-clock…L� ÍXÕ^Õwdt2_fck@c00Àti,wait-gate-clock…O� ÍXª^ªwdt2_ick@c10Àti,omap3-interface-clock…P� ÍX«^«wdt1_ick@c10Àti,omap3-interface-clock…P� ÍX¬^¬gpio1_ick@c10Àti,omap3-interface-clock…P� ÍX­^­omap_32ksync_ick@c10Àti,omap3-interface-clock…P� ÍX®^®gpt12_ick@c10Àti,omap3-interface-clock…P� ÍX¯^¯gpt1_ick@c10Àti,omap3-interface-clock…P� ÍX°^°per_96m_fckÀfixed-factor-clock…+&X ^ per_48m_fckÀfixed-factor-clock…2&XQ^Quart3_fck@1000Àti,wait-gate-clock…Q�Í XŽ^Žgpt2_gate_fck@1000Àti,composite-gate-clock… Í�XR^Rgpt2_mux_fck@1040Àti,composite-mux-clock…B �@XS^Sgpt2_fckÀti,composite-clock…RSgpt3_gate_fck@1000Àti,composite-gate-clock… Í�XT^Tgpt3_mux_fck@1040Àti,composite-mux-clock…B Í�@XU^Ugpt3_fckÀti,composite-clock…TUgpt4_gate_fck@1000Àti,composite-gate-clock… Í�XV^Vgpt4_mux_fck@1040Àti,composite-mux-clock…B Í�@XW^Wgpt4_fckÀti,composite-clock…VWgpt5_gate_fck@1000Àti,composite-gate-clock… Í�XX^Xgpt5_mux_fck@1040Àti,composite-mux-clock…B Í�@XY^Ygpt5_fckÀti,composite-clock…XYgpt6_gate_fck@1000Àti,composite-gate-clock… Í�XZ^Zgpt6_mux_fck@1040Àti,composite-mux-clock…B Í�@X[^[gpt6_fckÀti,composite-clock…Z[gpt7_gate_fck@1000Àti,composite-gate-clock… Í�X\^\gpt7_mux_fck@1040Àti,composite-mux-clock…B Í�@X]^]gpt7_fckÀti,composite-clock…\]gpt8_gate_fck@1000Àti,composite-gate-clock… Í �X^^^gpt8_mux_fck@1040Àti,composite-mux-clock…B Í�@X_^_gpt8_fckÀti,composite-clock…^_gpt9_gate_fck@1000Àti,composite-gate-clock… Í �X`^`gpt9_mux_fck@1040Àti,composite-mux-clock…B Í�@Xa^agpt9_fckÀti,composite-clock…`aper_32k_alwon_fckÀfixed-factor-clock…B&Xb^bgpio6_dbck@1000Àti,gate-clock…b�ÍX�^�gpio5_dbck@1000Àti,gate-clock…b�ÍX�^�gpio4_dbck@1000Àti,gate-clock…b�ÍX‘^‘gpio3_dbck@1000Àti,gate-clock…b�ÍX’^’gpio2_dbck@1000Àti,gate-clock…b�Í X“^“wdt3_fck@1000Àti,wait-gate-clock…b�Í X”^”per_l4_ickÀfixed-factor-clock…A&Xc^cgpio6_ick@1010Àti,omap3-interface-clock…c�ÍX•^•gpio5_ick@1010Àti,omap3-interface-clock…c�ÍX–^–gpio4_ick@1010Àti,omap3-interface-clock…c�ÍX—^—gpio3_ick@1010Àti,omap3-interface-clock…c�ÍX˜^˜gpio2_ick@1010Àti,omap3-interface-clock…c�Í X™^™wdt3_ick@1010Àti,omap3-interface-clock…c�Í Xš^šuart3_ick@1010Àti,omap3-interface-clock…c�Í X›^›uart4_ick@1010Àti,omap3-interface-clock…c�ÍXœ^œgpt9_ick@1010Àti,omap3-interface-clock…c�Í X�^�gpt8_ick@1010Àti,omap3-interface-clock…c�Í Xž^žgpt7_ick@1010Àti,omap3-interface-clock…c�ÍXŸ^Ÿgpt6_ick@1010Àti,omap3-interface-clock…c�ÍX ^ gpt5_ick@1010Àti,omap3-interface-clock…c�ÍX¡^¡gpt4_ick@1010Àti,omap3-interface-clock…c�ÍX¢^¢gpt3_ick@1010Àti,omap3-interface-clock…c�ÍX£^£gpt2_ick@1010Àti,omap3-interface-clock…c�ÍX¤^¤mcbsp2_ick@1010Àti,omap3-interface-clock…c�ÍX¥^¥mcbsp3_ick@1010Àti,omap3-interface-clock…c�ÍX¦^¦mcbsp4_ick@1010Àti,omap3-interface-clock…c�ÍX§^§mcbsp2_gate_fck@1000Àti,composite-gate-clock…Í�X ^ mcbsp3_gate_fck@1000Àti,composite-gate-clock…Í�X^mcbsp4_gate_fck@1000Àti,composite-gate-clock…Í�X^emu_src_mux_ck@1140À ti,mux-clock… def�@Xg^gemu_src_ckÀti,clkdm-gate-clock…gXh^hpclk_fck@1140Àti,divider-clock…hÍù�@pclkx2_fck@1140Àti,divider-clock…hÍù�@atclk_fck@1140Àti,divider-clock…hÍù�@traceclk_src_fck@1140À ti,mux-clock… defÍ�@Xi^itraceclk_fck@1140Àti,divider-clock…iÍ ù�@secure_32k_fckÀ fixed-clocké€Xj^jgpt12_fckÀfixed-factor-clock…j&wdt1_fckÀfixed-factor-clock…j&security_l4_ick2Àfixed-factor-clock…A&Xk^kaes1_ick@a14Àti,omap3-interface-clock…kÍ� rng_ick@a14Àti,omap3-interface-clock…k� Ísha11_ick@a14Àti,omap3-interface-clock…k� Ídes1_ick@a14Àti,omap3-interface-clock…k� Ícam_mclk@f00Àti,gate-clock…lÍ�acam_ick@f10À!ti,omap3-no-wait-interface-clock…A�ÍXÜ^Ücsi2_96m_fck@f00Àti,gate-clock…�ÍXÝ^Ýsecurity_l3_ickÀfixed-factor-clock…@&Xm^mpka_ick@a14Àti,omap3-interface-clock…m� Íicr_ick@a10Àti,omap3-interface-clock…L� Ídes2_ick@a10Àti,omap3-interface-clock…L� Ímspro_ick@a10Àti,omap3-interface-clock…L� Ímailboxes_ick@a10Àti,omap3-interface-clock…L� Íssi_l4_ickÀfixed-factor-clock…A&Xt^tsr1_fck@c00Àti,wait-gate-clock… � Ísr2_fck@c00Àti,wait-gate-clock… � Ísr_l4_ickÀfixed-factor-clock…A&dpll2_fck@40Àti,divider-clock…(Íù�@Xn^ndpll2_ck@4Àti,omap3-dpll-clock… n�$@4Šœ¤Xo^odpll2_m2_ck@44Àti,divider-clock…où�DXp^piva2_ck@0Àti,wait-gate-clock…p�ÍXÞ^Þmodem_fck@a00Àti,omap3-interface-clock… � ÍXß^ßsad2d_ick@a10Àti,omap3-interface-clock…@� ÍXà^àmad2d_ick@a18Àti,omap3-interface-clock…@� ÍXá^ámspro_fck@a00Àti,wait-gate-clock…� Íssi_ssr_gate_fck_3430es2@a00À ti,composite-no-wait-gate-clock…!Í� Xq^qssi_ssr_div_fck_3430es2@a40Àti,composite-divider-clock…!Í� @$¸Xr^rssi_ssr_fck_3430es2Àti,composite-clock…qrXs^sssi_sst_fck_3430es2Àfixed-factor-clock…s&X^hsotgusb_ick_3430es2@a10À"ti,omap3-hsotgusb-interface-clock…K� ÍX�^�ssi_ick_3430es2@a10Àti,omap3-ssi-interface-clock…t� ÍX^usim_gate_fck@c00Àti,composite-gate-clock…GÍ � X^sys_d2_ckÀfixed-factor-clock… &Xv^vomap_96m_d2_fckÀfixed-factor-clock…G&Xw^womap_96m_d4_fckÀfixed-factor-clock…G&Xx^xomap_96m_d8_fckÀfixed-factor-clock…G&Xy^yomap_96m_d10_fckÀfixed-factor-clock…G& Xz^zdpll5_m2_d4_ckÀfixed-factor-clock…u&X{^{dpll5_m2_d8_ckÀfixed-factor-clock…u&X|^|dpll5_m2_d16_ckÀfixed-factor-clock…u&X}^}dpll5_m2_d20_ckÀfixed-factor-clock…u&X~^~usim_mux_fck@c40Àti,composite-mux-clock(… vwxyz{|}~Í� @X€^€usim_fckÀti,composite-clock…€usim_ick@c10Àti,omap3-interface-clock…P� Í X±^±dpll5_ck@d04Àti,omap3-dpll-clock… �  $ L 4ŠœX�^�dpll5_m2_ck@d50Àti,divider-clock…�ù� PXu^usgx_gate_fck@b00Àti,composite-gate-clock…(Í� X‰^‰core_d3_ckÀfixed-factor-clock…(&X‚^‚core_d4_ckÀfixed-factor-clock…(&Xƒ^ƒcore_d6_ckÀfixed-factor-clock…(&X„^„omap_192m_alwon_fckÀfixed-factor-clock…$&X…^…core_d2_ckÀfixed-factor-clock…(&X†^†sgx_mux_fck@b40Àti,composite-mux-clock …‚ƒ„,…†‡ˆ� @XŠ^Šsgx_fckÀti,composite-clock…‰Šsgx_ick@b10Àti,wait-gate-clock…@� ÍXâ^âcpefuse_fck@a08Àti,gate-clock… � ÍXÖ^Öts_fck@a08Àti,gate-clock…B� ÍX×^×usbtll_fck@a08Àti,wait-gate-clock…u� ÍXØ^Øusbtll_ick@a18Àti,omap3-interface-clock…L� ÍXÙ^Ùmmchs3_ick@a10Àti,omap3-interface-clock…L� ÍXÚ^Úmmchs3_fck@a00Àti,wait-gate-clock…� ÍXÛ^Ûdss1_alwon_fck_3430es2@e00Àti,dss-gate-clock…‹Í�aXµ^µdss_ick_3430es2@e10Àti,omap3-dss-interface-clock…A�ÍX¶^¶usbhost_120m_fck@1400Àti,gate-clock…u�ÍXã^ãusbhost_48m_fck@1400Àti,dss-gate-clock…2�ÍXä^äusbhost_ick@1410Àti,omap3-dss-interface-clock…A�ÍXå^åuart4_fck@1000Àti,wait-gate-clock…Q�ÍX¨^¨clockdomainscore_l3_clkdmti,clockdomain…Œ�dpll3_clkdmti,clockdomain…dpll1_clkdmti,clockdomain…per_clkdmti,clockdomainl…Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomain…hdpll4_clkdmti,clockdomain…wkup_clkdmti,clockdomain$…©ª«¬­®¯°±dss_clkdmti,clockdomain…²³´µ¶core_l4_clkdmti,clockdomain”…·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛcam_clkdmti,clockdomain…ÜÝiva2_clkdmti,clockdomain…Þdpll2_clkdmti,clockdomain…od2d_clkdmti,clockdomain …ßàádpll5_clkdmti,clockdomain…�sgx_clkdmti,clockdomain…âusbhost_clkdmti,clockdomain …ãäåcounter@48320000ti,omap-counter32k�H2  Îcounter_32kinterrupt-controller@48200000ti,omap3-intcðß�H X^dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma�H`à ÄÏ Ü`X^gpio@48310000ti,omap3-gpio�H1ÃÎgpio1éû ðßX ^ gpio@49050000ti,omap3-gpio�IÃÎgpio2û ðßgpio@49052000ti,omap3-gpio�I ÃÎgpio3û ðßgpio@49054000ti,omap3-gpio�I@à Îgpio4û ðßXð^ðgpio@49056000ti,omap3-gpio�I`Ã!Îgpio5û ðßXõ^õgpio@49058000ti,omap3-gpio�I€Ã"Îgpio6û ðßserial@4806a000ti,omap3-uart�H  HæRÚ12ßtxrxÎuart1éÜlserial@4806c000ti,omap3-uart�HÀIæJÚ34ßtxrxÎuart2éÜl@defaultNçserial@49020000ti,omap3-uart�IJÚ56ßtxrxÎuart3éÜli2c@48070000 ti,omap3-i2c�H€Ã8Úßtxrx+Îi2c1é'¬@twl@48�Hà  ti,twl4030ðß@defaultNèéaudioti,twl4030-audiocodecrtcti,twl4030-rtcà bciti,twl4030-bcià +ê90ÔE–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1�-ÆÀ¨-ÆÀregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4�w@¨w@regulator-vdd1ti,twl4030-vdd1� 'À¨ X^regulator-vdacti,twl4030-vdac�w@¨w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:�¨0°Xñ^ñregulator-vmmc2ti,twl4030-vmmc2�:�¨0°X ^ regulator-vusb1v5ti,twl4030-vusb1v5Xë^ëregulator-vusb1v8ti,twl4030-vusb1v8Xì^ìregulator-vusb3v1ti,twl4030-vusb3v1Xê^êregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@¨w@PX^regulator-vsimti,twl4030-vsim�w@¨-ÆÀgpioti,twl4030-gpioû ðßdtwl4030-usbti,twl4030-usbà pë~ìŒêš£X^pwmti,twl4030-pwm®X^pwmledti,twl4030-pwmled®pwrbuttonti,twl4030-pwrbuttonÃkeypadti,twl4030-keypadùÉmadcti,twl4030-madcÃÜpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idleîi2c@48072000 ti,omap3-i2c�H €Ã9Úßtxrx+Îi2c2é€i2c@48060000 ti,omap3-i2c�H€Ã=Úßtxrx+Îi2c3é€mailbox@48094000ti,omap3-mailboxÎmailbox�H @Ãþ dsp . 9spi@48098000ti,omap2-mcspi�H €ÃA+Îmcspi1D@Ú#$%&'()* ßtx0rx0tx1rx1tx2rx2tx3rx3@defaultNíspi@4809a000ti,omap2-mcspi�H  ÃB+Îmcspi2D Ú+,-.ßtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H €Ã[+Îmcspi3D Úßtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H  Ã0+Îmcspi4DÚFGßtx0rx01w@480b2000 ti,omap3-1w�H Ã:Îhdq1wmmc@4809c000ti,omap3-hsmmc�H ÀÃSÎmmc1RÚ=>ßtxrx_îSæ@defaultNï lð uð~ñŠ”mmc@480b4000ti,omap3-hsmmc�H @ÃVÎmmc2Ú/0ßtxrxmmc@480ad000ti,omap3-hsmmc�H ÐÃ^Îmmc3ÚMNßtxrx^òFNó@default~ô§Š”+wlcore@2 ti,wl1273� õõŒº€mmu@480bd400Éti,omap2-iommu�H Ô€ÃÎmmu_ispÖX ^ mmu@5d000000Éti,omap2-iommu�]€ÃÎmmu_iva ædisabledwdt@48314000 ti,omap3-wdt�H1@€ Îwd_timer2mcbsp@48074000ti,omap3-mcbsp�H@ÿímpu Ã;< ÷commontxrx€Îmcbsp1Ú ßtxrx…öŒfck ædisabledmcbsp@49022000ti,omap3-mcbsp�I ÿI€ÿ ímpusidetoneÃ>?÷commontxrxsidetoneÎmcbsp2mcbsp2_sidetoneÚ!"ßtxrx…÷¥ŒfckickæokayX ^ mcbsp@49024000ti,omap3-mcbsp�I@ÿI ÿ ímpusidetoneÃYZ÷commontxrxsidetone€Îmcbsp3mcbsp3_sidetoneÚßtxrx…ø¦Œfckick ædisabledmcbsp@49026000ti,omap3-mcbsp�I`ÿímpu Ã67 ÷commontxrx€Îmcbsp4Úßtxrx…ùŒfck ædisabledmcbsp@48096000ti,omap3-mcbsp�H `ÿímpu ÃQR ÷commontxrx€Îmcbsp5Úßtxrx…úŒfck ædisabledsham@480c3000ti,omap3-shamÎsham�H 0dÃ1ÚEßrxsmartreflex@480cb000ti,omap3-smartreflex-coreÎsmartreflex_core�H °Ãsmartreflex@480c9000ti,omap3-smartreflex-ivaÎsmartreflex_mpu_iva�H �Ãtimer@48318000ti,omap3430-timer�H1€Ã%Îtimer1timer@49032000ti,omap3430-timer�I Ã&Îtimer2timer@49034000ti,omap3430-timer�I@Ã'Îtimer3timer@49036000ti,omap3430-timer�I`Ã(Îtimer4timer@49038000ti,omap3430-timer�I€Ã)Îtimer5%timer@4903a000ti,omap3430-timer�I Ã*Îtimer6%timer@4903c000ti,omap3430-timer�IÀÃ+Îtimer7%timer@4903e000ti,omap3430-timer�IàÃ,Îtimer82%timer@49040000ti,omap3430-timer�IÃ-Îtimer92timer@48086000ti,omap3430-timer�H`Ã.Îtimer102timer@48088000ti,omap3430-timer�H€Ã/Îtimer112timer@48304000ti,omap3430-timer�H0@Ã_Îtimer12?usbhstll@48062000 ti,usbhs-tll�H ÃN Îusb_tll_hsusbhshost@48064000ti,usbhs-host�H@ Îusb_host_hs+Ø Oehci-phyohci@48064400ti,ohci-omap3�HD ÃLehci@48064800 ti,ehci-omap�HH ÃMZûgpmc@6e000000ti,omap3430-gpmcÎgpmc�nÐÃÚßrxtx_k+ðßû ØXü^ünand@0,0ti,omap2-nand � üÃ}micron,mt29f4g16abbda3wŒ›bch8 «ü´ÅÓ,å,÷",,(;6J@YRjR{(�¥+x-loader@0 ·x-loader�bootloaders@80000·u-boot�bootloaders_env@260000 ·u-boot-env�&kernel@280000·kernel�(@filesystem@680000·fs�hethernet@gpmcsmsc,lan9221smsc,lan9115½ÈÅÓ*å$÷  Ú;*è,$Y<j6J$ö'�{*A[uý…þ“ @defaultNÿ õà �ÿusb_otg_hs@480ab000ti,omap3-musb�H °Ã\]÷mcdma Îusb_otg_hs¶ÁÉ @defaultNÒáZ éusb2-phyžó2dss@48050000 ti,omap3-dss�Hæok Îdss_core…µŒfck+Øù @defaultNdispc@48050400ti,omap3-dispc�Hà Îdss_dispc…µŒfckencoder@4804fc00 ti,omap3-dsi�HüHþ@Hÿ íprotophypllà ædisabled Îdss_dsi1…µ´ Œfcksys_clkencoder@48050800ti,omap3-rfbi�H ædisabled Îdss_rfbi…µ¶Œfckickencoder@48050c00ti,omap3-venc�H  ædisabled Îdss_venc…²³Œfcktv_dac_clkportendpoint+X^ssi-controller@48058000 ti,omap3-ssiÎssiæok�H€H�ísysgddÃG÷gdd_mpu+Ø …s Œssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H H¨ítxrx ÃCDssi-port@4805b000ti,omap3-ssi-port�H°H¸ítxrx ÃEFserial@49042000ti,omap3-uart�I ÃPÚQRßtxrxÎuart4éÜlregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0rðH0híbase-addressint-address6… O``psO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-single�H% \+ßð#ÿ@defaultNXò^òpinmux_hsusb2_2_pins0fPRT V X Z X^isp@480bc000 ti,omap3-isp�H ÀüH ØÃ| zðƒÀports+bandgap@48002524�H%$ti,omap36xx-bandgap�memory@80000000umemory�€wl12xx_vmmcregulator-fixed�vwl1271�w@¨w@ ¥ ªp»Î Xô^ôhsusb2_phyusb-nop-xceiv Ù Xû^ûregulator-vddvarioregulator-fixed �vddvarioPXý^ýregulator-vdd33aregulator-fixed�vdd33aPXþ^þgpio_keys gpio-keys@defaultN sysboot2·gpio3 oðåðsoundti,omap-twl4030 þomap3logic  leds gpio-leds@defaultNled1·led1 oõ cpu0led2·led2 o  nonevideo_regregulator-fixed �fixed-supply�2Z ¨2Z X^display@0 panel-dpi·28æokay@defaultN &õportendpointX^panel-timingé‰T@ 3à ; C P \* f r   ‰ – £ ­backlightpwm-backlight@defaultN ½LK@,  (2<FPZd Ô &  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplywp-gpioscd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequency#iommu-cellsti,#tlb-entriesstatusreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthlabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsgpiostartup-delay-usenable-active-highvin-supplyreset-gpioslinux,codewakeup-sourceti,modelti,mcbsplinux,default-triggerenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activepwmsbrightness-levelsdefault-brightness-level