Ð þíH·8Bð(ÇB¸ti,dm8148-evmti,dm8148 + 7DM8148 EVMchosenaliases=/ocp/l4ls@48000000/i2c@28000B/ocp/l4ls@48000000/i2c@2a000G/ocp/l4ls@48000000/uart@20000O/ocp/l4ls@48000000/uart@22000W/ocp/l4ls@48000000/uart@24000&_/ocp/ethernet@4a100000/slave@4a100200&i/ocp/ethernet@4a100000/slave@4a100300s/ocp/usb@47400000/usb@47401000x/ocp/usb@47400000/usb@47401800#}/ocp/usb@47400000/usb-phy@47401300/‚/ocp/l4ls@48000000/control@140000/usb-phy@1b00cpus+cpu@0arm,cortex-a8‡cpu“pmuarm,cortex-a8-pmu—socti,omap-inframpu ti,omap3-mpu¢mpuocp simple-bus+¬¢l3_mainusb@47400000ti,am33xx-usb“G@¬+ ¢usb_otg_hsusb-phy@47401300ti,am335x-usb-phy“G@³phy½ÉÏusb@47401000ti,musb-am33xx“G@G@ ³mccontrol—×mcçhostï  ô-h2          „7rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15AdefaultOusb@47401800ti,musb-am33xx“G@G@ ³mccontrol—×mcçhostï  ô-h2„7rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15AdefaultOdma-controller@47402000ti,am3359-cppi41 “G@G@ G@0G@@@#³gluecontrollerschedulerqueuemgr—×glueYdrÉÏl4ls@48000000ti,dm814-l4lssimple-bus+ ¬Hi2c@28000 ti,omap4-i2c+¢i2c1“€—Felm@80000 ti,814-elm¢elm“ —gpio@32000ti,omap4-gpio¢gpio1€“ —`’¢®Ãgpio@4c000ti,omap4-gpio¢gpio2€“À —b’¢®ÃÉ Ï i2c@2a000 ti,omap4-i2c+¢i2c2“ —Gspi@30000ti,omap4-mcspi“+—AÔ¢mcspi1027tx0rx0tx1rx1timer@2e000ti,dm814-timer“à —C¢timer1âuart@20000ti,omap3-uart¢uart1“ ñÜl—H27txrxuart@22000ti,omap3-uart¢uart2“ ñÜl—I27txrxuart@24000ti,omap3-uart¢uart3“@ ñÜl—J27txrxtimer@40000ti,dm814-timer“ —D¢timer2timer@42000ti,dm814-timer“ —E¢timer3mmc@60000ti,omap4-hsmmc¢mmc127txrx—@ “ disabledrtc@c0000ti,am3352-rtcti,da830-rtc“ —KL¢rtcmmc@1d8000ti,omap4-hsmmc¢mmc227txrx— “€AdefaultO    control@140000ti,dm814-scmsimple-bus“+ ¬scm_conf@0syscon“+É"Ï"clocks+devosc_ck@40' ti,mux-clock4 ;“@ÉÏauxosc_ck' fixed-clockñXodÉÏrtcosc_ck' fixed-clockñ€ÉÏtclkin_ck' fixed-clockñÉÏvirt_20000000_ck' fixed-clockñ1-É Ï virt_19200000_ck' fixed-clockñ$øÉ Ï mpu_ck' fixed-clockñ;šÊclockdomainscontrol@620ti,am335x-usb-ctrl-module“ H³phy_ctrlwakeupÉÏdma-router@f90ti,am335x-edma-crossbar“�@Ys Hpinmux@800pinctrl-single“8+T rÿpinmux_sd1_pins@� $@<€É Ï pinmux_usb0_pins�4ÉÏpinmux_usb1_pins�4€ÉÏusb-phy@1b00ti,am335x-usb-phy“³phy½ÉÏprcm@180000ti,dm814-prcmsimple-bus“ + ¬ clocks+osc_src_ck'fixed-factor-clock4£®mpu_clksrc_ck@40' ti,mux-clock4;“@rtcdivider_ck'fixed-factor-clock4£€®1-ÉÏsysclk4_ck'ti,fixed-factor-clock4¸Æsysclk5_ck'ti,fixed-factor-clock4¸Æsysclk6_ck'ti,fixed-factor-clock4¸Æsysclk8_ck'ti,fixed-factor-clock4¸Æsysclk10_ckti,divider-clock“$Ó'4aud_clkin0_ck' fixed-clockñ1-ÉÏaud_clkin1_ck' fixed-clockñ1-ÉÏaud_clkin2_ck' fixed-clockñ1-ÉÏclockdomainspllss@1c5000ti,dm814-pllsssimple-bus“P+ ¬Pclocks+timer1_fck@2e0' ti,mux-clock4;“àtimer2_fck@2e0' ti,mux-clock4;“àcpsw_cpts_rft_clk' ti,mux-clock4;“èÉ!Ï!cpsw_125mhz_gclk' fixed-clockñsY@É Ï sysclk18_ck@2f0' ti,mux-clock4;“ðÉÏclockdomainsadpll@40'ti,dm814-adpll-s-clock“@@ 4Þclkinpclkinpulowclkinphif`ê481c5040.adpll.dcoclkldo481c5040.adpll.clkout481c5040.adpll.clkoutx2481c5040.adpll.clkouthifadpll@80'ti,dm814-adpll-lj-clock“€04ÞclkinpclkinpulowHê481c5080.adpll.dcoclkldo481c5080.adpll.clkout481c5080.adpll.clkoutldoadpll@b0'ti,dm814-adpll-lj-clock“°04ÞclkinpclkinpulowHê481c50b0.adpll.dcoclkldo481c50b0.adpll.clkout481c50b0.adpll.clkoutldoadpll@e0'ti,dm814-adpll-lj-clock“à04ÞclkinpclkinpulowHê481c50e0.adpll.dcoclkldo481c50e0.adpll.clkout481c50e0.adpll.clkoutldoadpll@110'ti,dm814-adpll-lj-clock“04ÞclkinpclkinpulowHê481c5110.adpll.dcoclkldo481c5110.adpll.clkout481c5110.adpll.clkoutldoÉÏadpll@140'ti,dm814-adpll-lj-clock“@04ÞclkinpclkinpulowHê481c5140.adpll.dcoclkldo481c5140.adpll.clkout481c5140.adpll.clkoutldoadpll@170'ti,dm814-adpll-lj-clock“p04ÞclkinpclkinpulowHê481c5170.adpll.dcoclkldo481c5170.adpll.clkout481c5170.adpll.clkoutldoadpll@1a0'ti,dm814-adpll-lj-clock“ 04ÞclkinpclkinpulowHê481c51a0.adpll.dcoclkldo481c51a0.adpll.clkout481c51a0.adpll.clkoutldoÉÏadpll@1d0'ti,dm814-adpll-lj-clock“Ð04ÞclkinpclkinpulowHê481c51d0.adpll.dcoclkldo481c51d0.adpll.clkout481c51d0.adpll.clkoutldoÉÏadpll@200'ti,dm814-adpll-lj-clock“04ÞclkinpclkinpulowHê481c5200.adpll.dcoclkldo481c5200.adpll.clkout481c5200.adpll.clkoutldoadpll@230'ti,dm814-adpll-lj-clock“004ÞclkinpclkinpulowHê481c5230.adpll.dcoclkldo481c5230.adpll.clkout481c5230.adpll.clkoutldoÉÏadpll@260'ti,dm814-adpll-lj-clock“`04ÞclkinpclkinpulowHê481c5260.adpll.dcoclkldo481c5260.adpll.clkout481c5260.adpll.clkoutldoÉÏadpll@290'ti,dm814-adpll-lj-clock“�04ÞclkinpclkinpulowHê481c5290.adpll.dcoclkldo481c5290.adpll.clkout481c5290.adpll.clkoutldowdt@1c7000 ti,omap3-wdt ¢wd_timer“p—[interrupt-controller@48200000ti,dm814-intc®Ã“H ÉÏmmc@47810000ti,omap4-hsmmc¢mmc3— “G� disablededma@49000000ti,edma3-tpcc¢tpcc“I ³edma3_cc — '×edma3_ccintedma3_mperredma3_ccerrints@Y ýÉÏtptc@49800000ti,edma3-tptc¢tptc0“I€—p×edma3_tcerrintÉÏtptc@49900000ti,edma3-tptc¢tptc1“I�—q×edma3_tcerrintÉÏtptc@49a00000ti,edma3-tptc¢tptc2“I —r×edma3_tcerrintÉÏtptc@49b00000ti,edma3-tptc¢tptc3“I°—s×edma3_tcerrintÉÏl4hs@4a000000ti,dm814-l4hssimple-bus+ ¬J@@ethernet@4a100000ti,cpsw¢cpgmac04 ! Þfckcpts-9 EO [bo€“JJ + —()*+¬�"mdio@4a100800ti,davinci_mdio+ ¢davinci_mdio—B@“JÉ#Ï#slave@4a100200 ¬#³rgmiislave@4a100300 ¬#³rgmiicpsw-phy-sel@48140650ti,am3352-cpsw-phy-sel“HP ³gmii-selgpmc@50000000ti,am3352-gpmc¢gpmc¼“P —dÏÛ+®Ã’¢¬É$Ï$nand@0,0ti,omap2-nand “ $—ímicron,mt29f2g16aadwp+übch8 ->L,^,p"’,¥³(ÂÐ6ß@îRÿR'AX(jpartition@0 ‚X-Loader“partition@0x80000‚U-Boot“partition@0x1c0000 ‚Environment“$partition@0x280000‚Kernel“(Ppartition@0x780000 ‚Filesystem“xˆmemory@80000000‡memory“€@fixedregulator0regulator-fixed ˆvmmcsd_fixed—2Z ¯2Z É Ï  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1serial0serial1serial2ethernet0ethernet1usb0usb1phy0phy1device_typereginterruptsti,hwmodsrangesreg-namesti,ctrl_modlinux,phandleinterrupt-namesdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphysdmasdma-namespinctrl-namespinctrl-0#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsti,spi-num-csti,timer-alwonclock-frequencystatusvmmc-supplybus-widthcd-gpios#clock-cellsclocksti,bit-shiftdma-masterspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsclock-multclock-divti,clock-multti,clock-divti,max-divclock-namesclock-output-namesti,tptcsti,edma-memcpy-channelscpdma_channelsale_entriesbd_ram_sizeno_bd_rammac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftsysconbus_freqmac-addressphy_idphy-modeti,no-idle-on-initgpmc,num-csgpmc,num-waitpinslinux,mtd-nameti,nand-ecc-optnand-bus-widthgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelregulator-nameregulator-min-microvoltregulator-max-microvolt