Ð þíË•8Æü(™ÆÄ!ti,am3517-evmti,am3517ti,omap3 +&7TI AM3517 EVM (AM3517/05 TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@4809e000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“àpmu@54000000arm,cortex-a8-pmuxT€�¨debugsssocti,omap-inframpu ti,omap3-mpu¨mpuiva ti,iva2.2¨iva ²disableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh� +¹¨l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ¹Hscm@2000ti,omap3-scmsimple-busx + ¹ pinmux@30 ti,omap3-padconfpinctrl-singlex08+ÀÑæÿscm_conf@270sysconsimple-busxp0+ ¹p0!'pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°/pbias_mmc_omap24306pbias_mmc_omap2430Ew@]-ÆÀ!Í'Íclocks+mcbsp5_mux_fck@68uti,composite-mux-clock|‚xh!'mcbsp5_fckuti,composite-clock|!Ó'Ómcbsp1_mux_fck@4uti,composite-mux-clock|‚x! ' mcbsp1_fckuti,composite-clock| !Ï'Ïmcbsp2_mux_fck@4uti,composite-mux-clock| ‚x! ' mcbsp2_fckuti,composite-clock| !Ð'Ðmcbsp3_mux_fck@68uti,composite-mux-clock| xh!'mcbsp3_fckuti,composite-clock| !Ñ'Ñmcbsp4_mux_fck@68uti,composite-mux-clock| ‚xh!'mcbsp4_fckuti,composite-clock|!Ò'Òemac_ick@32cuti,am35xx-gate-clock|x,‚!x'xemac_fck@32cuti,gate-clock|x,‚ vpfe_ick@32cuti,am35xx-gate-clock|x,‚!y'yvpfe_fck@32cuti,gate-clock|x,‚ hsotgusb_ick_am35xx@32cuti,am35xx-gate-clock|x,‚!z'zhsotgusb_fck_am35xx@32cuti,gate-clock|x,‚!{'{hecc_ck@32cuti,am35xx-gate-clock|x,‚!|'|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ÀÑæÿaes@480c5000 ti,omap3-aes¨aesxH PP��AB”txrxprm@48306000 ti,omap3-prmxH0`@� clocks+virt_16_8m_cku fixed-clockžY!'osc_sys_ck@d40u ti,mux-clock|x @!'sys_ck@1270uti,divider-clock|‚®xp¹!'sys_clkout1@d70uti,gate-clock|x p‚dpll3_x2_ckufixed-factor-clock|ÐÛdpll3_m2x2_ckufixed-factor-clock|ÐÛ! ' dpll4_x2_ckufixed-factor-clock|ÐÛcorex2_fckufixed-factor-clock| ÐÛ!!'!wkup_l4_ickufixed-factor-clock|ÐÛ!P'Pcorex2_d3_fckufixed-factor-clock|!ÐÛ!q'qcorex2_d5_fckufixed-factor-clock|!ÐÛ!r'rclockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclku fixed-clockžomap_32k_fcku fixed-clockž€!B'Bvirt_12m_cku fixed-clockž·!'virt_13m_cku fixed-clockžÆ]@!'virt_19200000_cku fixed-clockž$ø!'virt_26000000_cku fixed-clockžŒº€!'virt_38_4m_cku fixed-clockžIð!'dpll4_ck@d00uti,omap3-dpll-per-clock|x D 0!'dpll4_m2_ck@d48uti,divider-clock|®?x H¹!"'"dpll4_m2x2_mul_ckufixed-factor-clock|"ÐÛ!#'#dpll4_m2x2_ck@d00uti,gate-clock|#‚x å!$'$omap_96m_alwon_fckufixed-factor-clock|$ÐÛ!+'+dpll3_ck@d00uti,omap3-dpll-core-clock|x @ 0!'dpll3_m3_ck@1140uti,divider-clock|‚®x@¹!%'%dpll3_m3x2_mul_ckufixed-factor-clock|%ÐÛ!&'&dpll3_m3x2_ck@d00uti,gate-clock|&‚ x å!'''emu_core_alwon_ckufixed-factor-clock|'ÐÛ!d'dsys_altclku fixed-clockž!0'0mcbsp_clksu fixed-clockž!'dpll3_m2_ck@d40uti,divider-clock|‚®x @¹!'core_ckufixed-factor-clock|ÐÛ!('(dpll1_fck@940uti,divider-clock|(‚®x @¹!)')dpll1_ck@904uti,omap3-dpll-clock|)x  $ @ 4!'dpll1_x2_ckufixed-factor-clock|ÐÛ!*'*dpll1_x2m2_ck@944uti,divider-clock|*®x D¹!>'>cm_96m_fckufixed-factor-clock|+ÐÛ!,',omap_96m_fck@d40u ti,mux-clock|,‚x @!G'Gdpll4_m3_ck@e40uti,divider-clock|‚® x@¹!-'-dpll4_m3x2_mul_ckufixed-factor-clock|-ÐÛ!.'.dpll4_m3x2_ck@d00uti,gate-clock|.‚x å!/'/omap_54m_fck@d40u ti,mux-clock|/0‚x @!:':cm_96m_d2_fckufixed-factor-clock|,ÐÛ!1'1omap_48m_fck@d40u ti,mux-clock|10‚x @!2'2omap_12m_fckufixed-factor-clock|2ÐÛ!I'Idpll4_m4_ck@e40uti,divider-clock|® x@¹!3'3dpll4_m4x2_mul_ckuti,fixed-factor-clock|3û !4'4dpll4_m4x2_ck@d00uti,gate-clock|4‚x å!v'vdpll4_m5_ck@f40uti,divider-clock|®?x@¹!5'5dpll4_m5x2_mul_ckuti,fixed-factor-clock|5û !6'6dpll4_m5x2_ck@d00uti,gate-clock|6‚x ådpll4_m6_ck@1140uti,divider-clock|‚®?x@¹!7'7dpll4_m6x2_mul_ckufixed-factor-clock|7ÐÛ!8'8dpll4_m6x2_ck@d00uti,gate-clock|8‚x å!9'9emu_per_alwon_ckufixed-factor-clock|9ÐÛ!e'eclkout2_src_gate_ck@d70u ti,composite-no-wait-gate-clock|(‚x p!;';clkout2_src_mux_ck@d70uti,composite-mux-clock|(,:x p!<'<clkout2_src_ckuti,composite-clock|;<!='=sys_clkout2@d70uti,divider-clock|=‚®@x p)mpu_ckufixed-factor-clock|>ÐÛ!?'?arm_fck@924uti,divider-clock|?x $®emu_mpu_alwon_ckufixed-factor-clock|?ÐÛ!f'fl3_ick@a40uti,divider-clock|(®x @¹!@'@l4_ick@a40uti,divider-clock|@‚®x @¹!A'Arm_ick@c40uti,divider-clock|A‚®x @¹gpt10_gate_fck@a00uti,composite-gate-clock|‚ x !C'Cgpt10_mux_fck@a40uti,composite-mux-clock|B‚x @!D'Dgpt10_fckuti,composite-clock|CDgpt11_gate_fck@a00uti,composite-gate-clock|‚ x !E'Egpt11_mux_fck@a40uti,composite-mux-clock|B‚x @!F'Fgpt11_fckuti,composite-clock|EFcore_96m_fckufixed-factor-clock|GÐÛ!'mmchs2_fck@a00uti,wait-gate-clock|x ‚!¤'¤mmchs1_fck@a00uti,wait-gate-clock|x ‚!¥'¥i2c3_fck@a00uti,wait-gate-clock|x ‚!¦'¦i2c2_fck@a00uti,wait-gate-clock|x ‚!§'§i2c1_fck@a00uti,wait-gate-clock|x ‚!¨'¨mcbsp5_gate_fck@a00uti,composite-gate-clock|‚ x !'mcbsp1_gate_fck@a00uti,composite-gate-clock|‚ x !'core_48m_fckufixed-factor-clock|2ÐÛ!H'Hmcspi4_fck@a00uti,wait-gate-clock|Hx ‚!©'©mcspi3_fck@a00uti,wait-gate-clock|Hx ‚!ª'ªmcspi2_fck@a00uti,wait-gate-clock|Hx ‚!«'«mcspi1_fck@a00uti,wait-gate-clock|Hx ‚!¬'¬uart2_fck@a00uti,wait-gate-clock|Hx ‚!­'­uart1_fck@a00uti,wait-gate-clock|Hx ‚ !®'®core_12m_fckufixed-factor-clock|IÐÛ!J'Jhdq_fck@a00uti,wait-gate-clock|Jx ‚!¯'¯core_l3_ickufixed-factor-clock|@ÐÛ!K'Ksdrc_ick@a10uti,wait-gate-clock|Kx ‚!w'wgpmc_fckufixed-factor-clock|KÐÛcore_l4_ickufixed-factor-clock|AÐÛ!L'Lmmchs2_ick@a10uti,omap3-interface-clock|Lx ‚!°'°mmchs1_ick@a10uti,omap3-interface-clock|Lx ‚!±'±hdq_ick@a10uti,omap3-interface-clock|Lx ‚!²'²mcspi4_ick@a10uti,omap3-interface-clock|Lx ‚!³'³mcspi3_ick@a10uti,omap3-interface-clock|Lx ‚!´'´mcspi2_ick@a10uti,omap3-interface-clock|Lx ‚!µ'µmcspi1_ick@a10uti,omap3-interface-clock|Lx ‚!¶'¶i2c3_ick@a10uti,omap3-interface-clock|Lx ‚!·'·i2c2_ick@a10uti,omap3-interface-clock|Lx ‚!¸'¸i2c1_ick@a10uti,omap3-interface-clock|Lx ‚!¹'¹uart2_ick@a10uti,omap3-interface-clock|Lx ‚!º'ºuart1_ick@a10uti,omap3-interface-clock|Lx ‚ !»'»gpt11_ick@a10uti,omap3-interface-clock|Lx ‚ !¼'¼gpt10_ick@a10uti,omap3-interface-clock|Lx ‚ !½'½mcbsp5_ick@a10uti,omap3-interface-clock|Lx ‚ !¾'¾mcbsp1_ick@a10uti,omap3-interface-clock|Lx ‚ !¿'¿omapctrl_ick@a10uti,omap3-interface-clock|Lx ‚!À'Àdss_tv_fck@e00uti,gate-clock|:x‚!Ÿ'Ÿdss_96m_fck@e00uti,gate-clock|Gx‚! ' dss2_alwon_fck@e00uti,gate-clock|x‚!¡'¡dummy_cku fixed-clockžgpt1_gate_fck@c00uti,composite-gate-clock|‚x !M'Mgpt1_mux_fck@c40uti,composite-mux-clock|Bx @!N'Ngpt1_fckuti,composite-clock|MNaes2_ick@a10uti,omap3-interface-clock|L‚x !Á'Áwkup_32k_fckufixed-factor-clock|BÐÛ!O'Ogpio1_dbck@c00uti,gate-clock|Ox ‚!—'—sha12_ick@a10uti,omap3-interface-clock|Lx ‚!Â'Âwdt2_fck@c00uti,wait-gate-clock|Ox ‚!˜'˜wdt2_ick@c10uti,omap3-interface-clock|Px ‚!™'™wdt1_ick@c10uti,omap3-interface-clock|Px ‚!š'šgpio1_ick@c10uti,omap3-interface-clock|Px ‚!›'›omap_32ksync_ick@c10uti,omap3-interface-clock|Px ‚!œ'œgpt12_ick@c10uti,omap3-interface-clock|Px ‚!�'�gpt1_ick@c10uti,omap3-interface-clock|Px ‚!ž'žper_96m_fckufixed-factor-clock|+ÐÛ! ' per_48m_fckufixed-factor-clock|2ÐÛ!Q'Quart3_fck@1000uti,wait-gate-clock|Qx‚ !}'}gpt2_gate_fck@1000uti,composite-gate-clock|‚x!R'Rgpt2_mux_fck@1040uti,composite-mux-clock|Bx@!S'Sgpt2_fckuti,composite-clock|RSgpt3_gate_fck@1000uti,composite-gate-clock|‚x!T'Tgpt3_mux_fck@1040uti,composite-mux-clock|B‚x@!U'Ugpt3_fckuti,composite-clock|TUgpt4_gate_fck@1000uti,composite-gate-clock|‚x!V'Vgpt4_mux_fck@1040uti,composite-mux-clock|B‚x@!W'Wgpt4_fckuti,composite-clock|VWgpt5_gate_fck@1000uti,composite-gate-clock|‚x!X'Xgpt5_mux_fck@1040uti,composite-mux-clock|B‚x@!Y'Ygpt5_fckuti,composite-clock|XYgpt6_gate_fck@1000uti,composite-gate-clock|‚x!Z'Zgpt6_mux_fck@1040uti,composite-mux-clock|B‚x@!['[gpt6_fckuti,composite-clock|Z[gpt7_gate_fck@1000uti,composite-gate-clock|‚x!\'\gpt7_mux_fck@1040uti,composite-mux-clock|B‚x@!]']gpt7_fckuti,composite-clock|\]gpt8_gate_fck@1000uti,composite-gate-clock|‚ x!^'^gpt8_mux_fck@1040uti,composite-mux-clock|B‚x@!_'_gpt8_fckuti,composite-clock|^_gpt9_gate_fck@1000uti,composite-gate-clock|‚ x!`'`gpt9_mux_fck@1040uti,composite-mux-clock|B‚x@!a'agpt9_fckuti,composite-clock|`aper_32k_alwon_fckufixed-factor-clock|BÐÛ!b'bgpio6_dbck@1000uti,gate-clock|bx‚!~'~gpio5_dbck@1000uti,gate-clock|bx‚!'gpio4_dbck@1000uti,gate-clock|bx‚!€'€gpio3_dbck@1000uti,gate-clock|bx‚!�'�gpio2_dbck@1000uti,gate-clock|bx‚ !‚'‚wdt3_fck@1000uti,wait-gate-clock|bx‚ !ƒ'ƒper_l4_ickufixed-factor-clock|AÐÛ!c'cgpio6_ick@1010uti,omap3-interface-clock|cx‚!„'„gpio5_ick@1010uti,omap3-interface-clock|cx‚!…'…gpio4_ick@1010uti,omap3-interface-clock|cx‚!†'†gpio3_ick@1010uti,omap3-interface-clock|cx‚!‡'‡gpio2_ick@1010uti,omap3-interface-clock|cx‚ !ˆ'ˆwdt3_ick@1010uti,omap3-interface-clock|cx‚ !‰'‰uart3_ick@1010uti,omap3-interface-clock|cx‚ !Š'Šuart4_ick@1010uti,omap3-interface-clock|cx‚!‹'‹gpt9_ick@1010uti,omap3-interface-clock|cx‚ !Œ'Œgpt8_ick@1010uti,omap3-interface-clock|cx‚ !�'�gpt7_ick@1010uti,omap3-interface-clock|cx‚!Ž'Žgpt6_ick@1010uti,omap3-interface-clock|cx‚!�'�gpt5_ick@1010uti,omap3-interface-clock|cx‚!�'�gpt4_ick@1010uti,omap3-interface-clock|cx‚!‘'‘gpt3_ick@1010uti,omap3-interface-clock|cx‚!’'’gpt2_ick@1010uti,omap3-interface-clock|cx‚!“'“mcbsp2_ick@1010uti,omap3-interface-clock|cx‚!”'”mcbsp3_ick@1010uti,omap3-interface-clock|cx‚!•'•mcbsp4_ick@1010uti,omap3-interface-clock|cx‚!–'–mcbsp2_gate_fck@1000uti,composite-gate-clock|‚x! ' mcbsp3_gate_fck@1000uti,composite-gate-clock|‚x! ' mcbsp4_gate_fck@1000uti,composite-gate-clock|‚x!'emu_src_mux_ck@1140u ti,mux-clock|defx@!g'gemu_src_ckuti,clkdm-gate-clock|g!h'hpclk_fck@1140uti,divider-clock|h‚®x@¹pclkx2_fck@1140uti,divider-clock|h‚®x@¹atclk_fck@1140uti,divider-clock|h‚®x@¹traceclk_src_fck@1140u ti,mux-clock|def‚x@!i'itraceclk_fck@1140uti,divider-clock|i‚ ®x@¹secure_32k_fcku fixed-clockž€!j'jgpt12_fckufixed-factor-clock|jÐÛwdt1_fckufixed-factor-clock|jÐÛipss_ick@a10uti,am35xx-interface-clock|Kx ‚!'rmii_cku fixed-clockžúð€!'pclk_cku fixed-clockž›üÀ!'uart4_ick_am35xx@a10uti,omap3-interface-clock|Lx ‚uart4_fck_am35xx@a00uti,wait-gate-clock|Hx ‚dpll5_ck@d04uti,omap3-dpll-clock|x  $ L 4?Q!k'kdpll5_m2_ck@d50uti,divider-clock|k®x P¹!u'usgx_gate_fck@b00uti,composite-gate-clock|(‚x !s'score_d3_ckufixed-factor-clock|(ÐÛ!l'lcore_d4_ckufixed-factor-clock|(ÐÛ!m'mcore_d6_ckufixed-factor-clock|(ÐÛ!n'nomap_192m_alwon_fckufixed-factor-clock|$ÐÛ!o'ocore_d2_ckufixed-factor-clock|(ÐÛ!p'psgx_mux_fck@b40uti,composite-mux-clock |lmn,opqrx @!t'tsgx_fckuti,composite-clock|stsgx_ick@b10uti,wait-gate-clock|@x ‚!É'Écpefuse_fck@a08uti,gate-clock|x ‚!Ã'Ãts_fck@a08uti,gate-clock|Bx ‚!Ä'Äusbtll_fck@a08uti,wait-gate-clock|ux ‚!Å'Åusbtll_ick@a18uti,omap3-interface-clock|Lx ‚!Æ'Æmmchs3_ick@a10uti,omap3-interface-clock|Lx ‚!Ç'Çmmchs3_fck@a00uti,wait-gate-clock|x ‚!È'Èdss1_alwon_fck_3430es2@e00uti,dss-gate-clock|v‚x!¢'¢dss_ick_3430es2@e10uti,omap3-dss-interface-clock|Ax‚!£'£usbhost_120m_fck@1400uti,gate-clock|ux‚!Ê'Êusbhost_48m_fck@1400uti,dss-gate-clock|2x‚!Ë'Ëusbhost_ick@1410uti,omap3-dss-interface-clock|Ax‚!Ì'Ìclockdomainscore_l3_clkdmti,clockdomain|wxyz{|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainh|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–emu_clkdmti,clockdomain|hdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain |—˜™š›œ�ždss_clkdmti,clockdomain|Ÿ ¡¢£core_l4_clkdmti,clockdomain”|¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain|ksgx_clkdmti,clockdomain|Éusbhost_clkdmti,clockdomain |ÊËÌcounter@48320000ti,omap-counter32kxH2  ¨counter_32kinterrupt-controller@48200000ti,omap3-intcÑÀxH !'dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`� Yd q`!'gpio@48310000ti,omap3-gpioxH1�¨gpio1~� ÑÀgpio@49050000ti,omap3-gpioxI�¨gpio2� ÑÀgpio@49052000ti,omap3-gpioxI �¨gpio3� ÑÀgpio@49054000ti,omap3-gpioxI@� ¨gpio4� ÑÀgpio@49056000ti,omap3-gpioxI`�!¨gpio5� ÑÀgpio@49058000ti,omap3-gpioxI€�"¨gpio6� ÑÀserial@4806a000ti,omap3-uartxH  ¬H�12”txrx¨uart1žÜlserial@4806c000ti,omap3-uartxHÀ¬I�34”txrx¨uart2žÜlserial@49020000ti,omap3-uartxI¬J�56”txrx¨uart3žÜli2c@48070000 ti,omap3-i2cxH€�8�”txrx+¨i2c1ž€i2c@48072000 ti,omap3-i2cxH €�9�”txrx+¨i2c2ž€i2c@48060000 ti,omap3-i2cxH€�=�”txrx+¨i2c3ž€mailbox@48094000ti,omap3-mailbox¨mailboxxH @�ÀÌÞ ²disableddsp ð ûspi@48098000ti,omap2-mcspixH €�A+¨mcspi1@�#$%&'()* ”tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  �B+¨mcspi2 �+,-.”tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €�[+¨mcspi3 �”tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  �0+¨mcspi4�FG”tx0rx01w@480b2000 ti,omap3-1wxH �:¨hdq1wmmc@4809c000ti,omap3-hsmmcxH À�S¨mmc1�=>”txrx!Í.Î:mmc@480b4000ti,omap3-hsmmcxH @�V¨mmc2�/0”txrx ²disabledmmc@480ad000ti,omap3-hsmmcxH Ð�^¨mmc3�MN”txrx ²disabledmmu@480bd400Dti,omap2-iommuxH Ô€�¨mmu_ispQ ²disabledmmu@5d000000Dti,omap2-iommux]€�¨mmu_iva ²disabledwdt@48314000 ti,omap3-wdtxH1@€ ¨wd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿampu �;< kcommontxrx{€¨mcbsp1� ”txrx|σfck ²disabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ ampusidetone�>?kcommontxrxsidetone{¨mcbsp2mcbsp2_sidetone�!"”txrx|Дƒfckick ²disabledmcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ ampusidetone�YZkcommontxrxsidetone{€¨mcbsp3mcbsp3_sidetone�”txrx|Ñ•ƒfckick ²disabledmcbsp@49026000ti,omap3-mcbspxI`ÿampu �67 kcommontxrx{€¨mcbsp4�”txrx|Òƒfck ²disabledmcbsp@48096000ti,omap3-mcbspxH `ÿampu �QR kcommontxrx{€¨mcbsp5�”txrx|Óƒfck ²disabledsham@480c3000ti,omap3-sham¨shamxH 0d�1�E”rxsmartreflex@480cb000ti,omap3-smartreflex-core¨smartreflex_corexH °�smartreflex@480c9000ti,omap3-smartreflex-iva¨smartreflex_mpu_ivaxH �� ²disabledtimer@48318000ti,omap3430-timerxH1€�%¨timer1Štimer@49032000ti,omap3430-timerxI �&¨timer2timer@49034000ti,omap3430-timerxI@�'¨timer3timer@49036000ti,omap3430-timerxI`�(¨timer4timer@49038000ti,omap3430-timerxI€�)¨timer5™timer@4903a000ti,omap3430-timerxI �*¨timer6™timer@4903c000ti,omap3430-timerxIÀ�+¨timer7™timer@4903e000ti,omap3430-timerxIà�,¨timer8¦™timer@49040000ti,omap3430-timerxI�-¨timer9¦timer@48086000ti,omap3430-timerxH`�.¨timer10¦timer@48088000ti,omap3430-timerxH€�/¨timer11¦timer@48304000ti,omap3430-timerxH0@�_¨timer12гusbhstll@48062000 ti,usbhs-tllxH �N ¨usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ ¨usb_host_hs+¹ohci@48064400ti,ohci-omap3xHD �Lehci@48064800 ti,ehci-omapxHH �Mgpmc@6e000000ti,omap3430-gpmc¨gpmcxnÐ��”rxtxÃÏ+ÑÀ� usb_otg_hs@480ab000ti,omap3-musbxH °�\]kmcdma ¨usb_otg_hsáìô dss@48050000 ti,omap3-dssxH ²disabled ¨dss_core|¢ƒfck+¹dispc@48050400ti,omap3-dispcxH� ¨dss_dispc|¢ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ aprotophypll� ²disabled ¨dss_dsi1|¢¡ ƒfcksys_clkencoder@48050800ti,omap3-rfbixH ²disabled ¨dss_rfbi|¢£ƒfckickencoder@48050c00ti,omap3-vencxH  ²disabled ¨dss_venc|Ÿƒfckssi-controller@48058000 ti,omap3-ssi¨ssi ²disabledxH€H�asysgdd�Gkgdd_mpu+¹ssi-port@4805a000ti,omap3-ssi-portxH H¨atxrx �CDssi-port@4805b000ti,omap3-ssi-portxH°H¸atxrx �EFam35x_otg_hs@5c040000ti,omap3-musb ¨am35x_otg_hs ²disabledx\�Gkmcethernet@0x5c000000ti,am3517-emac ¨davinci_emac²okayx\�CDEF/ý7R k~ethernet@0x5c030000ti,davinci_mdio ¨davinci_mdio²okayx\�B@+serial@4809e000ti,omap3-uart¨uart4 ²disabledxH à�T�76”txrxžÜlpinmux@480025d8 ti,omap3-padconfpinctrl-singlexH%Ø$+ÀÑæÿmemory@80000000lmemoryx€vmmcregulator-fixed 6vmmc_fixedE2Z ]2Z !Î'Î compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyinterruptsti,hwmodsstatusranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-masklinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lock#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extended#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freq