Ð þíÒò8Í€(rÍH(ti,am3517-craneboardti,am3517ti,omap3 +#7TI AM3517 CraneBoard (TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@4809e000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“àpmu@54000000arm,cortex-a8-pmuxT€�¨debugsssocti,omap-inframpu ti,omap3-mpu¨mpuiva ti,iva2.2¨iva ²disableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh� +¹¨l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ¹Hscm@2000ti,omap3-scmsimple-busx + ¹ pinmux@30 ti,omap3-padconfpinctrl-singlex08+ÀÑæÿpinmux_tps_pins!°5Í;Íscm_conf@270sysconsimple-busxp0+ ¹p05;pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°Cpbias_mmc_omap2430Jpbias_mmc_omap2430Yw@q-ÆÀ5Ï;Ïclocks+mcbsp5_mux_fck@68‰ti,composite-mux-clock|–xh5;mcbsp5_fck‰ti,composite-clock|5Õ;Õmcbsp1_mux_fck@4‰ti,composite-mux-clock|–x5 ; mcbsp1_fck‰ti,composite-clock| 5Ñ;Ñmcbsp2_mux_fck@4‰ti,composite-mux-clock| –x5 ; mcbsp2_fck‰ti,composite-clock| 5Ò;Òmcbsp3_mux_fck@68‰ti,composite-mux-clock| xh5;mcbsp3_fck‰ti,composite-clock| 5Ó;Ómcbsp4_mux_fck@68‰ti,composite-mux-clock| –xh5;mcbsp4_fck‰ti,composite-clock|5Ô;Ôemac_ick@32c‰ti,am35xx-gate-clock|x,–5x;xemac_fck@32c‰ti,gate-clock|x,– vpfe_ick@32c‰ti,am35xx-gate-clock|x,–5y;yvpfe_fck@32c‰ti,gate-clock|x,– hsotgusb_ick_am35xx@32c‰ti,am35xx-gate-clock|x,–5z;zhsotgusb_fck_am35xx@32c‰ti,gate-clock|x,–5{;{hecc_ck@32c‰ti,am35xx-gate-clock|x,–5|;|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ÀÑæÿaes@480c5000 ti,omap3-aes¨aesxH PP�£AB¨txrxprm@48306000 ti,omap3-prmxH0`@� clocks+virt_16_8m_ck‰ fixed-clock²Y5;osc_sys_ck@d40‰ ti,mux-clock|x @5;sys_ck@1270‰ti,divider-clock|–ÂxpÍ5;sys_clkout1@d70‰ti,gate-clock|x p–dpll3_x2_ck‰fixed-factor-clock|äïdpll3_m2x2_ck‰fixed-factor-clock|äï5 ; dpll4_x2_ck‰fixed-factor-clock|äïcorex2_fck‰fixed-factor-clock| äï5!;!wkup_l4_ick‰fixed-factor-clock|äï5P;Pcorex2_d3_fck‰fixed-factor-clock|!äï5q;qcorex2_d5_fck‰fixed-factor-clock|!äï5r;rclockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk‰ fixed-clock²omap_32k_fck‰ fixed-clock²€5B;Bvirt_12m_ck‰ fixed-clock²·5;virt_13m_ck‰ fixed-clock²Æ]@5;virt_19200000_ck‰ fixed-clock²$ø5;virt_26000000_ck‰ fixed-clock²Œº€5;virt_38_4m_ck‰ fixed-clock²Ið5;dpll4_ck@d00‰ti,omap3-dpll-per-clock|x D 05;dpll4_m2_ck@d48‰ti,divider-clock|Â?x HÍ5";"dpll4_m2x2_mul_ck‰fixed-factor-clock|"äï5#;#dpll4_m2x2_ck@d00‰ti,gate-clock|#–x ù5$;$omap_96m_alwon_fck‰fixed-factor-clock|$äï5+;+dpll3_ck@d00‰ti,omap3-dpll-core-clock|x @ 05;dpll3_m3_ck@1140‰ti,divider-clock|–Âx@Í5%;%dpll3_m3x2_mul_ck‰fixed-factor-clock|%äï5&;&dpll3_m3x2_ck@d00‰ti,gate-clock|&– x ù5';'emu_core_alwon_ck‰fixed-factor-clock|'äï5d;dsys_altclk‰ fixed-clock²50;0mcbsp_clks‰ fixed-clock²5;dpll3_m2_ck@d40‰ti,divider-clock|–Âx @Í5;core_ck‰fixed-factor-clock|äï5(;(dpll1_fck@940‰ti,divider-clock|(–Âx @Í5);)dpll1_ck@904‰ti,omap3-dpll-clock|)x  $ @ 45;dpll1_x2_ck‰fixed-factor-clock|äï5*;*dpll1_x2m2_ck@944‰ti,divider-clock|*Âx DÍ5>;>cm_96m_fck‰fixed-factor-clock|+äï5,;,omap_96m_fck@d40‰ ti,mux-clock|,–x @5G;Gdpll4_m3_ck@e40‰ti,divider-clock|– x@Í5-;-dpll4_m3x2_mul_ck‰fixed-factor-clock|-äï5.;.dpll4_m3x2_ck@d00‰ti,gate-clock|.–x ù5/;/omap_54m_fck@d40‰ ti,mux-clock|/0–x @5:;:cm_96m_d2_fck‰fixed-factor-clock|,äï51;1omap_48m_fck@d40‰ ti,mux-clock|10–x @52;2omap_12m_fck‰fixed-factor-clock|2äï5I;Idpll4_m4_ck@e40‰ti,divider-clock| x@Í53;3dpll4_m4x2_mul_ck‰ti,fixed-factor-clock|3*54;4dpll4_m4x2_ck@d00‰ti,gate-clock|4–x ù*5v;vdpll4_m5_ck@f40‰ti,divider-clock|Â?x@Í55;5dpll4_m5x2_mul_ck‰ti,fixed-factor-clock|5*56;6dpll4_m5x2_ck@d00‰ti,gate-clock|6–x ù*dpll4_m6_ck@1140‰ti,divider-clock|–Â?x@Í57;7dpll4_m6x2_mul_ck‰fixed-factor-clock|7äï58;8dpll4_m6x2_ck@d00‰ti,gate-clock|8–x ù59;9emu_per_alwon_ck‰fixed-factor-clock|9äï5e;eclkout2_src_gate_ck@d70‰ ti,composite-no-wait-gate-clock|(–x p5;;;clkout2_src_mux_ck@d70‰ti,composite-mux-clock|(,:x p5<;<clkout2_src_ck‰ti,composite-clock|;<5=;=sys_clkout2@d70‰ti,divider-clock|=–Â@x p=mpu_ck‰fixed-factor-clock|>äï5?;?arm_fck@924‰ti,divider-clock|?x $Âemu_mpu_alwon_ck‰fixed-factor-clock|?äï5f;fl3_ick@a40‰ti,divider-clock|(Âx @Í5@;@l4_ick@a40‰ti,divider-clock|@–Âx @Í5A;Arm_ick@c40‰ti,divider-clock|A–Âx @Ígpt10_gate_fck@a00‰ti,composite-gate-clock|– x 5C;Cgpt10_mux_fck@a40‰ti,composite-mux-clock|B–x @5D;Dgpt10_fck‰ti,composite-clock|CDgpt11_gate_fck@a00‰ti,composite-gate-clock|– x 5E;Egpt11_mux_fck@a40‰ti,composite-mux-clock|B–x @5F;Fgpt11_fck‰ti,composite-clock|EFcore_96m_fck‰fixed-factor-clock|Gäï5;mmchs2_fck@a00‰ti,wait-gate-clock|x –5¤;¤mmchs1_fck@a00‰ti,wait-gate-clock|x –5¥;¥i2c3_fck@a00‰ti,wait-gate-clock|x –5¦;¦i2c2_fck@a00‰ti,wait-gate-clock|x –5§;§i2c1_fck@a00‰ti,wait-gate-clock|x –5¨;¨mcbsp5_gate_fck@a00‰ti,composite-gate-clock|– x 5;mcbsp1_gate_fck@a00‰ti,composite-gate-clock|– x 5;core_48m_fck‰fixed-factor-clock|2äï5H;Hmcspi4_fck@a00‰ti,wait-gate-clock|Hx –5©;©mcspi3_fck@a00‰ti,wait-gate-clock|Hx –5ª;ªmcspi2_fck@a00‰ti,wait-gate-clock|Hx –5«;«mcspi1_fck@a00‰ti,wait-gate-clock|Hx –5¬;¬uart2_fck@a00‰ti,wait-gate-clock|Hx –5­;­uart1_fck@a00‰ti,wait-gate-clock|Hx – 5®;®core_12m_fck‰fixed-factor-clock|Iäï5J;Jhdq_fck@a00‰ti,wait-gate-clock|Jx –5¯;¯core_l3_ick‰fixed-factor-clock|@äï5K;Ksdrc_ick@a10‰ti,wait-gate-clock|Kx –5w;wgpmc_fck‰fixed-factor-clock|Käïcore_l4_ick‰fixed-factor-clock|Aäï5L;Lmmchs2_ick@a10‰ti,omap3-interface-clock|Lx –5°;°mmchs1_ick@a10‰ti,omap3-interface-clock|Lx –5±;±hdq_ick@a10‰ti,omap3-interface-clock|Lx –5²;²mcspi4_ick@a10‰ti,omap3-interface-clock|Lx –5³;³mcspi3_ick@a10‰ti,omap3-interface-clock|Lx –5´;´mcspi2_ick@a10‰ti,omap3-interface-clock|Lx –5µ;µmcspi1_ick@a10‰ti,omap3-interface-clock|Lx –5¶;¶i2c3_ick@a10‰ti,omap3-interface-clock|Lx –5·;·i2c2_ick@a10‰ti,omap3-interface-clock|Lx –5¸;¸i2c1_ick@a10‰ti,omap3-interface-clock|Lx –5¹;¹uart2_ick@a10‰ti,omap3-interface-clock|Lx –5º;ºuart1_ick@a10‰ti,omap3-interface-clock|Lx – 5»;»gpt11_ick@a10‰ti,omap3-interface-clock|Lx – 5¼;¼gpt10_ick@a10‰ti,omap3-interface-clock|Lx – 5½;½mcbsp5_ick@a10‰ti,omap3-interface-clock|Lx – 5¾;¾mcbsp1_ick@a10‰ti,omap3-interface-clock|Lx – 5¿;¿omapctrl_ick@a10‰ti,omap3-interface-clock|Lx –5À;Àdss_tv_fck@e00‰ti,gate-clock|:x–5Ÿ;Ÿdss_96m_fck@e00‰ti,gate-clock|Gx–5 ; dss2_alwon_fck@e00‰ti,gate-clock|x–5¡;¡dummy_ck‰ fixed-clock²gpt1_gate_fck@c00‰ti,composite-gate-clock|–x 5M;Mgpt1_mux_fck@c40‰ti,composite-mux-clock|Bx @5N;Ngpt1_fck‰ti,composite-clock|MNaes2_ick@a10‰ti,omap3-interface-clock|L–x 5Á;Áwkup_32k_fck‰fixed-factor-clock|Bäï5O;Ogpio1_dbck@c00‰ti,gate-clock|Ox –5—;—sha12_ick@a10‰ti,omap3-interface-clock|Lx –5Â;Âwdt2_fck@c00‰ti,wait-gate-clock|Ox –5˜;˜wdt2_ick@c10‰ti,omap3-interface-clock|Px –5™;™wdt1_ick@c10‰ti,omap3-interface-clock|Px –5š;šgpio1_ick@c10‰ti,omap3-interface-clock|Px –5›;›omap_32ksync_ick@c10‰ti,omap3-interface-clock|Px –5œ;œgpt12_ick@c10‰ti,omap3-interface-clock|Px –5�;�gpt1_ick@c10‰ti,omap3-interface-clock|Px –5ž;žper_96m_fck‰fixed-factor-clock|+äï5 ; per_48m_fck‰fixed-factor-clock|2äï5Q;Quart3_fck@1000‰ti,wait-gate-clock|Qx– 5};}gpt2_gate_fck@1000‰ti,composite-gate-clock|–x5R;Rgpt2_mux_fck@1040‰ti,composite-mux-clock|Bx@5S;Sgpt2_fck‰ti,composite-clock|RSgpt3_gate_fck@1000‰ti,composite-gate-clock|–x5T;Tgpt3_mux_fck@1040‰ti,composite-mux-clock|B–x@5U;Ugpt3_fck‰ti,composite-clock|TUgpt4_gate_fck@1000‰ti,composite-gate-clock|–x5V;Vgpt4_mux_fck@1040‰ti,composite-mux-clock|B–x@5W;Wgpt4_fck‰ti,composite-clock|VWgpt5_gate_fck@1000‰ti,composite-gate-clock|–x5X;Xgpt5_mux_fck@1040‰ti,composite-mux-clock|B–x@5Y;Ygpt5_fck‰ti,composite-clock|XYgpt6_gate_fck@1000‰ti,composite-gate-clock|–x5Z;Zgpt6_mux_fck@1040‰ti,composite-mux-clock|B–x@5[;[gpt6_fck‰ti,composite-clock|Z[gpt7_gate_fck@1000‰ti,composite-gate-clock|–x5\;\gpt7_mux_fck@1040‰ti,composite-mux-clock|B–x@5];]gpt7_fck‰ti,composite-clock|\]gpt8_gate_fck@1000‰ti,composite-gate-clock|– x5^;^gpt8_mux_fck@1040‰ti,composite-mux-clock|B–x@5_;_gpt8_fck‰ti,composite-clock|^_gpt9_gate_fck@1000‰ti,composite-gate-clock|– x5`;`gpt9_mux_fck@1040‰ti,composite-mux-clock|B–x@5a;agpt9_fck‰ti,composite-clock|`aper_32k_alwon_fck‰fixed-factor-clock|Bäï5b;bgpio6_dbck@1000‰ti,gate-clock|bx–5~;~gpio5_dbck@1000‰ti,gate-clock|bx–5;gpio4_dbck@1000‰ti,gate-clock|bx–5€;€gpio3_dbck@1000‰ti,gate-clock|bx–5�;�gpio2_dbck@1000‰ti,gate-clock|bx– 5‚;‚wdt3_fck@1000‰ti,wait-gate-clock|bx– 5ƒ;ƒper_l4_ick‰fixed-factor-clock|Aäï5c;cgpio6_ick@1010‰ti,omap3-interface-clock|cx–5„;„gpio5_ick@1010‰ti,omap3-interface-clock|cx–5…;…gpio4_ick@1010‰ti,omap3-interface-clock|cx–5†;†gpio3_ick@1010‰ti,omap3-interface-clock|cx–5‡;‡gpio2_ick@1010‰ti,omap3-interface-clock|cx– 5ˆ;ˆwdt3_ick@1010‰ti,omap3-interface-clock|cx– 5‰;‰uart3_ick@1010‰ti,omap3-interface-clock|cx– 5Š;Šuart4_ick@1010‰ti,omap3-interface-clock|cx–5‹;‹gpt9_ick@1010‰ti,omap3-interface-clock|cx– 5Œ;Œgpt8_ick@1010‰ti,omap3-interface-clock|cx– 5�;�gpt7_ick@1010‰ti,omap3-interface-clock|cx–5Ž;Žgpt6_ick@1010‰ti,omap3-interface-clock|cx–5�;�gpt5_ick@1010‰ti,omap3-interface-clock|cx–5�;�gpt4_ick@1010‰ti,omap3-interface-clock|cx–5‘;‘gpt3_ick@1010‰ti,omap3-interface-clock|cx–5’;’gpt2_ick@1010‰ti,omap3-interface-clock|cx–5“;“mcbsp2_ick@1010‰ti,omap3-interface-clock|cx–5”;”mcbsp3_ick@1010‰ti,omap3-interface-clock|cx–5•;•mcbsp4_ick@1010‰ti,omap3-interface-clock|cx–5–;–mcbsp2_gate_fck@1000‰ti,composite-gate-clock|–x5 ; mcbsp3_gate_fck@1000‰ti,composite-gate-clock|–x5 ; mcbsp4_gate_fck@1000‰ti,composite-gate-clock|–x5;emu_src_mux_ck@1140‰ ti,mux-clock|defx@5g;gemu_src_ck‰ti,clkdm-gate-clock|g5h;hpclk_fck@1140‰ti,divider-clock|h–Âx@Ípclkx2_fck@1140‰ti,divider-clock|h–Âx@Íatclk_fck@1140‰ti,divider-clock|h–Âx@Ítraceclk_src_fck@1140‰ ti,mux-clock|def–x@5i;itraceclk_fck@1140‰ti,divider-clock|i– Âx@Ísecure_32k_fck‰ fixed-clock²€5j;jgpt12_fck‰fixed-factor-clock|jäïwdt1_fck‰fixed-factor-clock|jäïipss_ick@a10‰ti,am35xx-interface-clock|Kx –5;rmii_ck‰ fixed-clock²úð€5;pclk_ck‰ fixed-clock²›üÀ5;uart4_ick_am35xx@a10‰ti,omap3-interface-clock|Lx –uart4_fck_am35xx@a00‰ti,wait-gate-clock|Hx –dpll5_ck@d04‰ti,omap3-dpll-clock|x  $ L 4Se5k;kdpll5_m2_ck@d50‰ti,divider-clock|kÂx PÍ5u;usgx_gate_fck@b00‰ti,composite-gate-clock|(–x 5s;score_d3_ck‰fixed-factor-clock|(äï5l;lcore_d4_ck‰fixed-factor-clock|(äï5m;mcore_d6_ck‰fixed-factor-clock|(äï5n;nomap_192m_alwon_fck‰fixed-factor-clock|$äï5o;ocore_d2_ck‰fixed-factor-clock|(äï5p;psgx_mux_fck@b40‰ti,composite-mux-clock |lmn,opqrx @5t;tsgx_fck‰ti,composite-clock|stsgx_ick@b10‰ti,wait-gate-clock|@x –5É;Écpefuse_fck@a08‰ti,gate-clock|x –5Ã;Ãts_fck@a08‰ti,gate-clock|Bx –5Ä;Äusbtll_fck@a08‰ti,wait-gate-clock|ux –5Å;Åusbtll_ick@a18‰ti,omap3-interface-clock|Lx –5Æ;Æmmchs3_ick@a10‰ti,omap3-interface-clock|Lx –5Ç;Çmmchs3_fck@a00‰ti,wait-gate-clock|x –5È;Èdss1_alwon_fck_3430es2@e00‰ti,dss-gate-clock|v–x*5¢;¢dss_ick_3430es2@e10‰ti,omap3-dss-interface-clock|Ax–5£;£usbhost_120m_fck@1400‰ti,gate-clock|ux–5Ê;Êusbhost_48m_fck@1400‰ti,dss-gate-clock|2x–5Ë;Ëusbhost_ick@1410‰ti,omap3-dss-interface-clock|Ax–5Ì;Ìclockdomainscore_l3_clkdmti,clockdomain|wxyz{|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainh|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–emu_clkdmti,clockdomain|hdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain |—˜™š›œ�ždss_clkdmti,clockdomain|Ÿ ¡¢£core_l4_clkdmti,clockdomain”|¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain|ksgx_clkdmti,clockdomain|Éusbhost_clkdmti,clockdomain |ÊËÌcounter@48320000ti,omap-counter32kxH2  ¨counter_32kinterrupt-controller@48200000ti,omap3-intcÑÀxH 5;dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`� mx …`5;gpio@48310000ti,omap3-gpioxH1�¨gpio1’¤´ÑÀgpio@49050000ti,omap3-gpioxI�¨gpio2¤´ÑÀgpio@49052000ti,omap3-gpioxI �¨gpio3¤´ÑÀgpio@49054000ti,omap3-gpioxI@� ¨gpio4¤´ÑÀgpio@49056000ti,omap3-gpioxI`�!¨gpio5¤´ÑÀgpio@49058000ti,omap3-gpioxI€�"¨gpio6¤´ÑÀserial@4806a000ti,omap3-uartxH  ÀH£12¨txrx¨uart1²Ülserial@4806c000ti,omap3-uartxHÀÀI£34¨txrx¨uart2²Ülserial@49020000ti,omap3-uartxIÀJ£56¨txrx¨uart3²Üli2c@48070000 ti,omap3-i2cxH€�8£¨txrx+¨i2c1²'¬@tps@2dx- ti,tps65910ÔdefaultâÍ� ìýÎ ÎÎ!Î-Î9ÎEÎQÎregulators+regulator@0x^vrtcsregulator@1x^viosregulator@2x^vdd1 Jvdd_coreYO€qO€‡sregulator@3x^vdd2Jvdd_shvY2Z q2Z s5Ð;Ðregulator@4x^vdd3regulator@5x^vdig1regulator@6x^vdig2regulator@7x^vpllYw@qw@sregulator@8x^vdacYw@qw@sregulator@9x ^vaux1Yw@qw@sregulator@10x ^vaux2Yw@qw@sregulator@11x ^vaux33regulator@12x ^vmmcY2Z q2Z sregulator@13x ^vbbi2c@48072000 ti,omap3-i2cxH €�9£¨txrx+¨i2c2²€ ²disabledi2c@48060000 ti,omap3-i2cxH€�=£¨txrx+¨i2c3²€ ²disabledmailbox@48094000ti,omap3-mailbox¨mailboxxH @�™¥· ²disableddsp É Ôspi@48098000ti,omap2-mcspixH €�A+¨mcspi1ß@£#$%&'()* ¨tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  �B+¨mcspi2ß £+,-.¨tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €�[+¨mcspi3ß £¨tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  �0+¨mcspi4ߣFG¨tx0rx01w@480b2000 ti,omap3-1wxH �:¨hdq1wmmc@4809c000ti,omap3-hsmmcxH À�S¨mmc1í£=>¨txrxúÏÐmmc@480b4000ti,omap3-hsmmcxH @�V¨mmc2£/0¨txrx ²disabledmmc@480ad000ti,omap3-hsmmcxH Ð�^¨mmc3£MN¨txrx ²disabledmmu@480bd400ti,omap2-iommuxH Ô€�¨mmu_isp* ²disabledmmu@5d000000ti,omap2-iommux]€�¨mmu_iva ²disabledwdt@48314000 ti,omap3-wdtxH1@€ ¨wd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿ:mpu �;< DcommontxrxT€¨mcbsp1£ ¨txrx|уfck ²disabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ :mpusidetone�>?DcommontxrxsidetoneT¨mcbsp2mcbsp2_sidetone£!"¨txrx|Ò”ƒfckick ²disabledmcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ :mpusidetone�YZDcommontxrxsidetoneT€¨mcbsp3mcbsp3_sidetone£¨txrx|Ó•ƒfckick ²disabledmcbsp@49026000ti,omap3-mcbspxI`ÿ:mpu �67 DcommontxrxT€¨mcbsp4£¨txrx|Ôƒfck ²disabledmcbsp@48096000ti,omap3-mcbspxH `ÿ:mpu �QR DcommontxrxT€¨mcbsp5£¨txrx|Õƒfck ²disabledsham@480c3000ti,omap3-sham¨shamxH 0d�1£E¨rxsmartreflex@480cb000ti,omap3-smartreflex-core¨smartreflex_corexH °�smartreflex@480c9000ti,omap3-smartreflex-iva¨smartreflex_mpu_ivaxH �� ²disabledtimer@48318000ti,omap3430-timerxH1€�%¨timer1ctimer@49032000ti,omap3430-timerxI �&¨timer2timer@49034000ti,omap3430-timerxI@�'¨timer3timer@49036000ti,omap3430-timerxI`�(¨timer4timer@49038000ti,omap3430-timerxI€�)¨timer5rtimer@4903a000ti,omap3430-timerxI �*¨timer6rtimer@4903c000ti,omap3430-timerxIÀ�+¨timer7rtimer@4903e000ti,omap3430-timerxIà�,¨timer8rtimer@49040000ti,omap3430-timerxI�-¨timer9timer@48086000ti,omap3430-timerxH`�.¨timer10timer@48088000ti,omap3430-timerxH€�/¨timer11timer@48304000ti,omap3430-timerxH0@�_¨timer12cŒusbhstll@48062000 ti,usbhs-tllxH �N ¨usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ ¨usb_host_hs+¹ohci@48064400ti,ohci-omap3xHD �Lehci@48064800 ti,ehci-omapxHH �Mgpmc@6e000000ti,omap3430-gpmc¨gpmcxnÐ�£¨rxtxœ¨+ÑÀ¤´usb_otg_hs@480ab000ti,omap3-musbxH °�\]Dmcdma ¨usb_otg_hsºÅÍ dss@48050000 ti,omap3-dssxH ²disabled ¨dss_core|¢ƒfck+¹dispc@48050400ti,omap3-dispcxH� ¨dss_dispc|¢ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ :protophypll� ²disabled ¨dss_dsi1|¢¡ ƒfcksys_clkencoder@48050800ti,omap3-rfbixH ²disabled ¨dss_rfbi|¢£ƒfckickencoder@48050c00ti,omap3-vencxH  ²disabled ¨dss_venc|Ÿƒfckssi-controller@48058000 ti,omap3-ssi¨ssi ²disabledxH€H�:sysgdd�GDgdd_mpu+¹ssi-port@4805a000ti,omap3-ssi-portxH H¨:txrx �CDssi-port@4805b000ti,omap3-ssi-portxH°H¸:txrx �EFam35x_otg_hs@5c040000ti,omap3-musb ¨am35x_otg_hs ²disabledx\�GDmcethernet@0x5c000000ti,am3517-emac ¨davinci_emac²okayx\�CDEFCÖñ+ DWethernet@0x5c030000ti,davinci_mdio ¨davinci_mdio²okayx\iB@+serial@4809e000ti,omap3-uart¨uart4 ²disabledxH à�T£76¨txrx²Ülpinmux@480025d8 ti,omap3-padconfpinctrl-singlexH%Ø$+ÀÑæÿmemory@80000000lmemoryx€fixedregulatorregulator-fixedJvbatYLK@qLK@‡5Î;Î compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyinterruptsti,hwmodsstatusranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lock#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,en-ck32k-xtalvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-boot-on#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freq