Ð þí*8ˆ(¢P wm,wm8650&Wondermedia WM8650-MID Tabletchosenaliases,/soc/serial@d82000004/soc/serial@d82b0000memory?pinctrl@d8110000wm,wm8650-pinctrlHØdy£³pmc@d8130000via,vt8500-pmcHØclocksref25M¿ fixed-clockÌ}x@Š�ref24M¿ fixed-clockÌn6Š�plla¿wm,wm8650-pll-clockÜHŠ�pllb¿wm,wm8650-pll-clockÜHŠ�pllc¿wm,wm8650-pll-clockÜHplld¿wm,wm8650-pll-clockÜH Š�plle¿wm,wm8650-pll-clockÜHarm¿via,vt8500-device-clockÜãahb¿via,vt8500-device-clockÜãapb¿via,vt8500-device-clockÜã ddr¿via,vt8500-device-clockÜãuart0¿via,vt8500-device-clockÜïPúŠ � uart1¿via,vt8500-device-clockÜïPúŠ � sdhc¿via,vt8500-device-clockÜã(?ïTúŠ�timer@d8130100via,vt8500-timerHØ(˜$ehci@d8007900via,vt8500-ehciHØy˜+uhci@d8007b00platform-uhciHØ{˜+sdhc@d800a000wm,wm8505-sdhcHØ ˜Üfb@d8050800 wm,wm8505-fbHØ*display-timings9800x480ÌE MàU(bXnx „ ‘Š�ge_rops@d8050400wm,prizm-ge-ropsHØserial@d8200000via,vt8500-uartHØ @˜ Ü ›okayserial@d82b0000via,vt8500-uartHØ+@˜!Ü  ›disabledrtc@d8100000via,vt8500-rtcHؘ0ethernet@d8004000via,vt8500-rhineHØ@˜  #address-cells#size-cellscompatiblemodelserial0serial1device_typeregrangesinterrupt-parentinterrupt-controller#interrupt-cellslinux,phandleinterruptsgpio-controller#gpio-cells#clock-cellsclock-frequencyclocksdivisor-regenable-regenable-bitdivisor-maskbus-widthsdon-invertedbits-per-pixelnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenstatus