Ð þí`ß8\ˆ(W\P ,NextThing GR8-EVB 2nextthing,gr8-evbnextthing,gr8cpus cpu@0=cpu2arm,cortex-a8IMclocks Tdummy[ 2fixed-clockhx ~ clk@01c20050[2allwinner,sun4i-a10-osc-clkIÂPhn6†osc24Mx~osc3M-clk2fixed-factor-clock[™£M†osc3Mx~clk@0[ 2fixed-clockh€†osc32kx~clk@01c20000[2allwinner,sun4i-a10-pll1-clkIÂM†pll1x~clk@01c20008[2allwinner,sun5i-a13-pll2-clkIÂM †pll2-1xpll2-2xpll2-4xpll2-8xx~clk@01c20010[2allwinner,sun4i-a10-pll3-clkIÂM†pll3x~pll3x2-clk 2allwinner,sun4i-a10-pll3-2x-clk[™£M†pll3-2xx~clk@01c20018[2allwinner,sun4i-a10-pll1-clkIÂM†pll4clk@01c20020[2allwinner,sun4i-a10-pll5-clkI M†pll5_ddrpll5_otherx~clk@01c20028[2allwinner,sun4i-a10-pll6-clkIÂ(M†pll6_satapll6_otherpll6x ~ clk@01c20030[2allwinner,sun4i-a10-pll3-clkIÂ0M†pll7x~pll7x2-clk 2allwinner,sun4i-a10-pll3-2x-clk[™£M†pll7-2xx~cpu@01c20054[2allwinner,sun4i-a10-cpu-clkIÂTM †cpux~axi@01c20054[2allwinner,sun4i-a10-axi-clkIÂTM†axix ~ ahb@01c20054[2allwinner,sun5i-a13-ahb-clkIÂTM  †ahb® ¾ x ~ apb0@01c20054[2allwinner,sun4i-a10-apb0-clkIÂTM †apb0x ~ clk@01c20058[2allwinner,sun4i-a10-apb1-clkIÂXM †apb1x~clk@01c2005c[2allwinner,sun4i-a10-gates-clkIÂ\M Õ †axi_dramclk@01c20060["2allwinner,sun5i-a13-ahb-gates-clkIÂ`M `Õ  "$(,.34Ú†ahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_emacahb_spi0ahb_spi1ahb_spi2ahb_hstimerahb_veahb_tveahb_lcdahb_csiahb_de_beahb_de_feahb_iepahb_mali400x~clk@01c20068[2allwinner,sun4i-a10-gates-clkIÂhM Õ&†apb0_codecapb0_i2s0apb0_pioapb0_irx0~0clk@01c2006c[2allwinner,sun4i-a10-gates-clkIÂlMÕ?†apb1_i2c0apb1_i2c1apb1_i2c2apb1_uart1apb1_uart2apb1_uart3x;~;clk@01c20080[2allwinner,sun4i-a10-mod0-clkI€M †nandx~clk@01c20084[2allwinner,sun4i-a10-mod0-clkI„M †msclk@01c20088[2allwinner,sun4i-a10-mmc-clkIˆM †mmc0mmc0_outputmmc0_samplex!~!clk@01c2008c[2allwinner,sun4i-a10-mmc-clkIÂŒM †mmc1mmc1_outputmmc1_samplex&~&clk@01c20090[2allwinner,sun4i-a10-mmc-clkIÂ�M †mmc2mmc2_outputmmc2_samplex'~'clk@01c20098[2allwinner,sun4i-a10-mod0-clkI˜M †tsclk@01c2009c[2allwinner,sun4i-a10-mod0-clkIœM †ssclk@01c200a0[2allwinner,sun4i-a10-mod0-clkI M †spi0x~clk@01c200a4[2allwinner,sun4i-a10-mod0-clkI¤M †spi1x~clk@01c200a8[2allwinner,sun4i-a10-mod0-clkI¨M †spi2x/~/clk@01c200b0[2allwinner,sun4i-a10-mod0-clkI°M †ir0x4~4clk@01c200b8[2allwinner,sun4i-a10-mod1-clkI¸ M†i2s0x6~6clk@01c200c0[2allwinner,sun4i-a10-mod1-clkIÂÀ M†spdifx2~2clk@01c200cc[ã2allwinner,sun5i-a13-usb-clkIÂÌM †usb_ohci0usb_phyx*~*clk@01c20100[;2nextthing,gr8-dram-gates-clkallwinner,sun4i-a10-gates-clkIÂMÕ9†dram_vedram_csidram_de_fedram_de_bedram_acedram_iepxB~Bclk@01c20104[ã 2allwinner,sun4i-a10-display-clkIÂM†de-bexD~Dclk@01c2010c[ã 2allwinner,sun4i-a10-display-clkI M†de-fexA~Aclk@01c20118[ã!2allwinner,sun4i-a10-tcon-ch0-clkIÂM†tcon-ch0-sclkx~clk@01c2012c[!2allwinner,sun4i-a10-tcon-ch1-clkIÂ,M†tcon-ch1-sclkx~clk@01c20140[2allwinner,sun4i-a10-codec-clkIÂ@M†codecx:~:clk@01c2015c[2allwinner,sun5i-a13-mbus-clkIÂ\M †mbusdisplay-engine#2allwinner,sun5i-a13-display-engineðsoc@01c00000 2simple-bus Tsram-controller@01c00000$2allwinner,sun4i-a10-sram-controllerIÀ0 Tsram@00000000 2mmio-sramIÀ  TÀsram@00010000 2mmio-sramI  Tsram-section@00002allwinner,sun4i-a10-sram-dIokayx)~)dma-controller@01c020002allwinner,sun4i-a10-dmaIÀ  Mx~nand@01c030002allwinner,sun4i-a10-nandIÀ0 % M !ahbmod -2rxtx disabled ~>i2c1@0 ‚PB15PB16‘i2c1¤´x?~?i2c2@0 ‚PB17PB18‘i2c2¤´x@~@i2s0-data@0‚PB6PB7PB8PB9‘i2s0¤´x8~8i2s0-mclk@0‚PB6PB7PB8PB9‘i2s0¤´x7~7ir0@0‚PB4‘ir0¤´x5~5lcd-rgb666@0h‚PD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27‘lcd0¤´mmc0@0‚PF0PF1PF2PF3PF4PF5‘mmc0¤´x"~"nand-base0@06‚PC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC15‘nand0¤´x~nand-cs@0‚PC4‘nand0¤´x~nand-rb@0‚PC6‘nand0¤´x~pwm0@0‚PB2‘pwm0¤´x1~1spdif@0‚PB10‘spdif¤´x3~3uart1@1‚PG3PG4‘uart1¤´x<~<uart1-cts-rts@0‚PG5PG6‘uart1¤´x=~=ahci_pwr_pin@0‚PB8 ‘gpio_out¤´xG~Gusb0_vbus_pin@0‚PB9 ‘gpio_out¤´xH~Husb1_vbus_pin@0‚PH6 ‘gpio_out¤´usb2_vbus_pin@0‚PH3 ‘gpio_out¤´xJ~Jmmc0-cd-pin@0‚PG0‘gpio_in¤´x#~#usb0-id-pin@0‚PG2‘gpio_in¤´x+~+usb0-vbus-det-pin@0‚PG1‘gpio_in¤´x,~,usb1-vbus-pin@0‚PG13 ‘gpio_out¤´xI~Ipwm@01c20e002allwinner,sun5i-a10s-pwmI MÃokaypmic@34I4 2x-powers,axp209@Ugpio2x-powers,axp209-gpiofvxL~LregulatorsOÜdcdc2bvdd-cpuqB@‰\À¡dcdc3bvdd-sysqB@‰Ö ¡ldo1¡qÖ ‰Ö bvdd-rtcldo2bavccq)2à‰2Z ¡x9~9ldo3bldo3ldo4bldo4ldo5bldo5 disabledusb_power_supply!2x-powers,axp202-usb-power-supplyokayx-~-i2c@01c2b0002allwinner,sun4i-a10-i2cI° M;okay  interrupt-parent#address-cells#size-cellsmodelcompatibledevice_typeregclocksranges#clock-cellsclock-frequencylinux,phandleclock-output-namesclock-divclock-multassigned-clocksassigned-clock-parentsclock-indices#reset-cellsallwinner,pipelinesstatusinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0resetsremote-endpointreset-namesvmmc-supplybus-widthcd-gpioscd-invertedinterrupt-namesphysphy-namesextconallwinner,sramdr_mode#phy-cellsreg-namesusb0_id_det-gpiousb0_vbus_det-gpiousb0_vbus_power-supplyusb1_vbus-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#pwm-cells#sound-dai-cellsvref-supplylabellinux,codechannelvoltage#thermal-sensor-cellsallwinner,ts-attachedreg-shiftreg-io-widthx-powers,dcdc-freqregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onassigned-clock-ratesregulator-boot-onenable-active-highi2c0i2c1i2c2serial0serial1stdout-pathpwmsenable-gpiosbrightness-levelsdefault-brightness-level