Ð þí\‹8W(‡VÌ ,Utoo P662utoo,p66allwinner,sun5i-a13chosen=framebuffer@002allwinner,simple-framebuffersimple-framebuffer Dde_be0-lcd0 W$, ^disabledaliasesmemoryememoryqcpuscpu@0ecpu2arm,cortex-a8qWu¹°0ƒa€\À ꀙp /Ö …€O€ÊO€—€O€”£µÇÒ?Ø?clocks=dummyà 2fixed-clockíÒØclk@01c20050à2allwinner,sun4i-a10-osc-clkqÂPín6ýosc24MÒØosc3M_clk2fixed-factor-clockàWýosc3MÒ Ø clk@0à 2fixed-clockí€ýosc32kÒ Ø clk@01c20000à2allwinner,sun4i-a10-pll1-clkqÂWýpll1Ò Ø clk@01c20008à2allwinner,sun5i-a13-pll2-clkqÂW ýpll2-1xpll2-2xpll2-4xpll2-8xÒØclk@01c20010à2allwinner,sun4i-a10-pll3-clkqÂW ýpll3Ò Ø pll3x2_clk32allwinner,sun4i-a10-pll3-2x-clkfixed-factor-clockàW ýpll3-2xÒØclk@01c20018à2allwinner,sun4i-a10-pll1-clkqÂWýpll4clk@01c20020à2allwinner,sun4i-a10-pll5-clkq Wýpll5_ddrpll5_otherÒØclk@01c20028à2allwinner,sun4i-a10-pll6-clkqÂ(Wýpll6_satapll6_otherpll6ÒØclk@01c20030à2allwinner,sun4i-a10-pll3-clkqÂ0W ýpll7Ò Ø pll7x2_clk2fixed-factor-clockàW ýpll7-2xÒØcpu@01c20054à2allwinner,sun4i-a10-cpu-clkqÂTW  ýcpuÒØaxi@01c20054à2allwinner,sun4i-a10-axi-clkqÂTWýaxiÒØahb@01c20054à2allwinner,sun5i-a13-ahb-clkqÂTWýahb%5ÒØapb0@01c20054à2allwinner,sun4i-a10-apb0-clkqÂTWýapb0ÒØclk@01c20058à2allwinner,sun4i-a10-apb1-clkqÂXW ýapb1ÒØclk@01c2005cà"2allwinner,sun4i-a10-axi-gates-clkqÂ\WL ýaxi_dramclk@01c20080à2allwinner,sun4i-a10-mod0-clkq€Wýnandclk@01c20084à2allwinner,sun4i-a10-mod0-clkq„Wýmsclk@01c20088à2allwinner,sun4i-a10-mmc-clkqˆWýmmc0mmc0_outputmmc0_sampleÒØclk@01c2008cà2allwinner,sun4i-a10-mmc-clkqÂŒWýmmc1mmc1_outputmmc1_sampleÒ Ø clk@01c20090à2allwinner,sun4i-a10-mmc-clkqÂ�Wýmmc2mmc2_outputmmc2_sampleÒ!Ø!clk@01c20098à2allwinner,sun4i-a10-mod0-clkq˜Wýtsclk@01c2009cà2allwinner,sun4i-a10-mod0-clkqœWýssclk@01c200a0à2allwinner,sun4i-a10-mod0-clkq Wýspi0ÒØclk@01c200a4à2allwinner,sun4i-a10-mod0-clkq¤Wýspi1ÒØclk@01c200a8à2allwinner,sun4i-a10-mod0-clkq¨Wýspi2Ò,Ø,clk@01c200b0à2allwinner,sun4i-a10-mod0-clkq°Wýir0clk@01c200ccàZ2allwinner,sun5i-a13-usb-clkqÂÌWýusb_ohci0usb_phyÒ&Ø&clk@01c20140à2allwinner,sun4i-a10-codec-clkqÂ@WýcodecÒ/Ø/clk@01c2015cà2allwinner,sun5i-a13-mbus-clkqÂ\Wýmbusclk@01c20060à"2allwinner,sun5i-a13-ahb-gates-clkqÂ`W\L  "$(,.34Ðýahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_spi0ahb_spi1ahb_spi2ahb_stimerahb_veahb_tveahb_lcdahb_csiahb_de_beahb_de_feahb_iepahb_mali400ÒØclk@01c20068à#2allwinner,sun5i-a13-apb0-gates-clkqÂhW Lýapb0_codecapb0_pioapb0_irÒ-Ø-clk@01c2006cà#2allwinner,sun5i-a13-apb1-gates-clkqÂlWL4ýapb1_i2c0apb1_i2c1apb1_i2c2apb1_uart1apb1_uart3Ò1Ø1clk@01c20100àA2allwinner,sun5i-a13-dram-gates-clkallwinner,sun4i-a10-gates-clkqÂWL9ýdram_vedram_csidram_de_fedram_de_bedram_acedram_iepÒØclk@01c20104àZ 2allwinner,sun4i-a10-display-clkqÂW ýde-beÒØclk@01c2010càZ 2allwinner,sun4i-a10-display-clkq W ýde-feÒ9Ø9clk@01c20118àZ!2allwinner,sun4i-a10-tcon-ch0-clkqÂW ýtcon-ch0-sclkÒØclk@01c2012cà!2allwinner,sun4i-a10-tcon-ch1-clkqÂ,W ýtcon-ch1-sclkÒ6Ø6soc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controllerqÀ0=sram@00000000 2mmio-sramqÀ =Àsram@00010000 2mmio-sramq =sram-section@00002allwinner,sun4i-a10-sram-dq^okayÒ%Ø%dma-controller@01c020002allwinner,sun4i-a10-dmaqÀ gWrÒØspi@01c050002allwinner,sun4i-a10-spiqÀPg  W}ahbmod‰Žrxtx ^disabledspi@01c060002allwinner,sun4i-a10-spiqÀ`g  W}ahbmod‰ Žrxtx ^disabledmmc@01c0f0002allwinner,sun5i-a13-mmcqÀð W}ahbmmcoutputsampleg ^okay˜default¦°¼ÆÏmmc@01c100002allwinner,sun5i-a13-mmcqÁ W  }ahbmmcoutputsampleg! ^disabledmmc@01c110002allwinner,sun5i-a13-mmcqÁ W !!!}ahbmmcoutputsampleg"^okay˜default¦"°#¼Ûmmccard@0q 2mmc-cardéusb@01c130002allwinner,sun4i-a10-musbqÁ0Wg&ômc$ usb$%^okay)otgphy@01c1340012allwinner,sun5i-a13-usb-phyqÁ4ÁH æ?ÿÿÿÿÿÿÿÿtripscpu_alert0õLÐlpassiveÒ>Ø>cpu_critõ† Ð lcriticaldisplay-engine#2allwinner,sun5i-a13-display-engine @ahci-5v2regulator-fixed˜default¦AÊahci-5víLK@LK@ 2e ^disabledusb0-vbus2regulator-fixed˜default¦B Êusb0-vbusíLK@LK@2e^okayÒ*Ø*usb1-vbus2regulator-fixed˜default¦C Êusb1-vbusíLK@LK@ 2e ^disabledusb2-vbus2regulator-fixed˜default¦D Êusb2-vbusíLK@LK@ 2e ^disabledvcc3v02regulator-fixedÊvcc3v0í-ÆÀ-ÆÀÒØvcc3v32regulator-fixedÊvcc3v3í2Z 2Z Ò#Ø#vcc5v02regulator-fixedÊvcc5v0íLK@LK@backlight2pwm-backlightEEÃP$J(2<FPZd\i2c@0 2i2c-gpio˜default¦F É  u #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levelcpu-supplylinux,phandle#clock-cellsclock-frequencyclock-output-namesclock-divclock-multassigned-clocksassigned-clock-parentsclock-indices#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertednon-removablebroken-hpiinterrupt-namesphysphy-namesextconallwinner,sramdr_mode#phy-cellsreg-namesresetsreset-namesusb0_id_det-gpiousb0_vbus_det-gpiousb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pullvref-supplylabellinux,codechannelvoltage#sound-dai-cellsallwinner,pa-gpios#thermal-sensor-cellsreg-shiftreg-io-widthx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltwake-gpiostouchscreen-size-xtouchscreen-size-ytouchscreen-inverted-xtouchscreen-swapped-x-yremote-endpoint#pwm-cellsassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisallwinner,pipelinesregulator-boot-onenable-active-highpwmsbrightness-levelsdefault-brightness-leveli2c-gpio,delay-us