Ð þíM^8IÜ(‚I¤,Auxtek t004 A10s hdmi tv-stick+2allwinner,auxtek-t004allwinner,sun5i-a10schosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi$c$+, jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0c$, jdisabledframebuffer@202allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve0$c"$, jdisabledaliases q/soc@01c00000/ethernet@01c0b000{/soc@01c00000/serial@01c28000memoryƒmemory�cpuscpu@0ƒcpu2arm,cortex-a8�cclocks=dummy“ 2fixed-clock ° ¶ clk@01c20050“2allwinner,sun4i-a10-osc-clk�ÂP n6¾osc24M°¶osc3M_clk2fixed-factor-clock“ÑÛc¾osc3M°¶clk@0“ 2fixed-clock €¾osc32k° ¶ clk@01c20000“2allwinner,sun4i-a10-pll1-clk�Âc¾pll1° ¶ clk@01c20008“2allwinner,sun5i-a13-pll2-clk�Âc ¾pll2-1xpll2-2xpll2-4xpll2-8x°¶clk@01c20010“2allwinner,sun4i-a10-pll3-clk�Âc¾pll3°¶pll3x2_clk32allwinner,sun4i-a10-pll3-2x-clkfixed-factor-clock“ÑÛc¾pll3-2xclk@01c20018“2allwinner,sun4i-a10-pll1-clk�Âc¾pll4clk@01c20020“2allwinner,sun4i-a10-pll5-clk� c¾pll5_ddrpll5_other°¶clk@01c20028“2allwinner,sun4i-a10-pll6-clk�Â(c¾pll6_satapll6_otherpll6° ¶ clk@01c20030“2allwinner,sun4i-a10-pll3-clk�Â0c¾pll7°¶pll7x2_clk2fixed-factor-clock“ÑÛc¾pll7-2xcpu@01c20054“2allwinner,sun4i-a10-cpu-clk�ÂTc  ¾cpu°¶axi@01c20054“2allwinner,sun4i-a10-axi-clk�ÂTc¾axi° ¶ ahb@01c20054“2allwinner,sun5i-a13-ahb-clk�ÂTc  ¾ahbæö °¶apb0@01c20054“2allwinner,sun4i-a10-apb0-clk�ÂTc¾apb0°¶clk@01c20058“2allwinner,sun4i-a10-apb1-clk�ÂXc  ¾apb1°¶clk@01c2005c“"2allwinner,sun4i-a10-axi-gates-clk�Â\c   ¾axi_dramclk@01c20080“2allwinner,sun4i-a10-mod0-clk�€c ¾nandclk@01c20084“2allwinner,sun4i-a10-mod0-clk�„c ¾msclk@01c20088“2allwinner,sun4i-a10-mmc-clk�ˆc ¾mmc0mmc0_outputmmc0_sample°¶clk@01c2008c“2allwinner,sun4i-a10-mmc-clk�ÂŒc ¾mmc1mmc1_outputmmc1_sample°¶clk@01c20090“2allwinner,sun4i-a10-mmc-clk�Â�c ¾mmc2mmc2_outputmmc2_sample°¶clk@01c20098“2allwinner,sun4i-a10-mod0-clk�˜c ¾tsclk@01c2009c“2allwinner,sun4i-a10-mod0-clk�œc ¾ssclk@01c200a0“2allwinner,sun4i-a10-mod0-clk� c ¾spi0°¶clk@01c200a4“2allwinner,sun4i-a10-mod0-clk�¤c ¾spi1°¶clk@01c200a8“2allwinner,sun4i-a10-mod0-clk�¨c ¾spi2°#¶#clk@01c200b0“2allwinner,sun4i-a10-mod0-clk�°c ¾ir0clk@01c200cc“2allwinner,sun5i-a13-usb-clk�ÂÌc ¾usb_ohci0usb_phy° ¶ clk@01c20140“2allwinner,sun4i-a10-codec-clk�Â@c¾codec°%¶%clk@01c2015c“2allwinner,sun5i-a13-mbus-clk�Â\c ¾mbusclk@01c20060“#2allwinner,sun5i-a10s-ahb-gates-clk�Â`cl   "$(+,.34ñ¾ahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_emacahb_tsahb_spi0ahb_spi1ahb_spi2ahb_gpsahb_stimerahb_veahb_tveahb_lcdahb_csiahb_hdmiahb_de_beahb_de_feahb_iepahb_mali400°¶clk@01c20068“$2allwinner,sun5i-a10s-apb0-gates-clk�Âhc  1¾apb0_codecapb0_iisapb0_pioapb0_irapb0_keypad°$¶$clk@01c2006c“$2allwinner,sun5i-a10s-apb1-gates-clk�Âlc J¾apb1_i2c0apb1_i2c1apb1_i2c2apb1_uart0apb1_uart1apb1_uart2apb1_uart3°&¶&soc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controller�À0=sram@00000000 2mmio-sram�À =Àsram-section@80002allwinner,sun4i-a10-sram-a3-a4�€@ jdisabled°(¶(sram@00010000 2mmio-sram� =sram-section@00002allwinner,sun4i-a10-sram-d�jokay°¶dma-controller@01c020002allwinner,sun4i-a10-dma�À (c3°¶spi@01c050002allwinner,sun4i-a10-spi�ÀP(  c>ahbmodJOrxtx jdisabledspi@01c060002allwinner,sun4i-a10-spi�À`(  c>ahbmodJ Orxtx jdisabledmmc@01c0f0002allwinner,sun5i-a13-mmc�Àð c>ahbmmcoutputsample( jokayYdefaultgq}‡�mmc@01c100002allwinner,sun5i-a13-mmc�Á c >ahbmmcoutputsample(!jokayYdefaultgq}œªmmc@01c110002allwinner,sun5i-a13-mmc�Á c >ahbmmcoutputsample(" jdisabledusb@01c130002allwinner,sun4i-a10-musb�Á0c(&·mcÇÌusbÖÝjokayìotgphy@01c13400ô2allwinner,sun5i-a13-usb-phy�Á4ÁHÿphy_ctrlpmu1c >usb_phy usb0_resetusb1_resetjokayYdefaultg! -"°¶usb@01c14000&2allwinner,sun5i-a13-ehcigeneric-ehci�Á@('cÇÌusbjokayusb@01c14400&2allwinner,sun5i-a13-ohcigeneric-ohci�ÁD((c ÇÌusbjokayspi@01c170002allwinner,sun4i-a10-spi�Áp(  c#>ahbmodJOrxtx jdisabledinterrupt-controller@01c204002allwinner,sun4i-a10-ic�Â>S°¶pinctrl@01c20800�Â(c$d>St2allwinner,sun5i-a10s-pinctrl°¶i2c0@0€PB0PB1�i2c0¢²°'¶'i2c1@0 €PB15PB16�i2c1¢²i2c2@0 €PB17PB18�i2c2¢²mmc0@0€PF0PF1PF2PF3PF4PF5�mmc0¢²°¶mmc2@0.€PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15�mmc2¢²uart3@0 €PG9PG10�uart3¢²uart3-cts-rts@0 €PG11PG12�uart3¢²pwm0€PB2�pwm¢²uart0@0 €PB19PB20�uart0¢²°)¶)uart2@0 €PC18PC19�uart2¢²emac0@0K€PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16�emac¢²emac0@1X€PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27�emac¢²mmc1@0€PG3PG4PG5PG6PG7PG8�mmc1¢²°¶spi2@0€PB12PB13PB14�spi2¢²spi2_cs0@0€PB11�spi2¢²ahci_pwr_pin@0€PB8 �gpio_out¢²°*¶*usb0_vbus_pin@0€PB9 �gpio_out¢²°+¶+usb1_vbus_pin@0€PG13 �gpio_out¢²°,¶,usb2_vbus_pin@0€PH3 �gpio_out¢²°-¶-usb0_id_detect_pin@0€PG12�gpio_in¢²°!¶!mmc0_cd_pin@0€PG1�gpio_in¢²°¶mmc1_vcc_en_pin@0€PB18 �gpio_out¢²°/¶/led_pins@0€PB2 �gpio_out¢²°.¶.timer@01c20c002allwinner,sun4i-a10-timer� �(cwatchdog@01c20c902allwinner,sun4i-a10-wdt� �lradc@01c228002allwinner,sun4i-a10-lradc-keys�Â(( jdisabledcodec@01c22c00Á2allwinner,sun4i-a10-codec�Â,@( c$% >apbcodecJOrxtx jdisabledeeprom@01c238002allwinner,sun4i-a10-sid�Â8rtp@01c250002allwinner,sun5i-a13-ts�ÂP(Òserial@01c284002snps,dw-apb-uart�„(èòc& jdisabledserial@01c28c002snps,dw-apb-uart�ÂŒ(èòc& jdisabledi2c@01c2ac002allwinner,sun4i-a10-i2c�¬(c&jokayYdefaultg'pmic@302x-powers,axp152�0(>Si2c@01c2b0002allwinner,sun4i-a10-i2c�°(c& jdisabledi2c@01c2b4002allwinner,sun4i-a10-i2c�´( c& jdisabledtimer@01c600002allwinner,sun5i-a13-hstimer�Æ(RScethernet@01c0b0002allwinner,sun4i-a10-emac�À°(7cÝ( jdisabledmdio@01c0b0802allwinner,sun4i-a10-mdio�À°€ jdisabledpwm@01c20e002allwinner,sun5i-a10s-pwm� cÿ jdisabledserial@01c280002snps,dw-apb-uart�€(èòc&jokayYdefaultg)serial@01c288002snps,dw-apb-uart�ˆ(èòc& jdisabledahci-5v2regulator-fixedYdefaultg* ahci-5vLK@1LK@I[( jdisabledusb0-vbus2regulator-fixedYdefaultg+  usb0-vbusLK@1LK@[(  jdisabledusb1-vbus2regulator-fixedYdefaultg,  usb1-vbusLK@1LK@I[( jokay°"¶"usb2-vbus2regulator-fixedYdefaultg-  usb2-vbusLK@1LK@I[( jdisabledvcc3v02regulator-fixed vcc3v0-ÆÀ1-ÆÀvcc3v32regulator-fixed vcc3v32Z 12Z °¶vcc5v02regulator-fixed vcc5v0LK@1LK@leds 2gpio-ledsYdefaultg.rednt004-tv-dongle:red:usrŠtonvmmc12regulator-fixedYdefaultg/ vmmc12Z 12Z [(°¶ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typereg#clock-cellsclock-frequencylinux,phandleclock-output-namesclock-divclock-multassigned-clocksassigned-clock-parentsclock-indices#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertednon-removablecap-sdio-irqinterrupt-namesphysphy-namesextconallwinner,sramdr_mode#phy-cellsreg-namesresetsreset-namesusb0_id_det-gpiousb1_vbus-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-width#pwm-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highlabeldefault-state