Ð þí¨8œÄ( TœŒgoogle,veyron-speedy-rev9google,veyron-speedy-rev8google,veyron-speedy-rev7google,veyron-speedy-rev6google,veyron-speedy-rev5google,veyron-speedy-rev4google,veyron-speedy-rev3google,veyron-speedy-rev2google,veyron-speedygoogle,veyronrockchip,rk3288&7Google Speedychosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelmemoryºmemoryÆ€arm-pmuarm,cortex-a12-pmu0Ê—˜™šÕcpusèrockchip,rk3066-smpöcpu@500ºcpuarm,cortex-a12Æh w@\À@™p‰@Ö @Л@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » KÀ » ì0 » *œ@8?KQcpu@501ºcpuarm,cortex-a12ÆKQcpu@502ºcpuarm,cortex-a12ÆKQcpu@503ºcpuarm,cortex-a12ÆKQamba simple-busYdma-controller@ff250000arm,pl330arm,primecellÆÿ%@Ê`k8 †apb_pclkKQdma-controller@ff600000arm,pl330arm,primecellÆÿ`@Ê`k8Á †apb_pclk ’disableddma-controller@ffb20000arm,pl330arm,primecellÆÿ²@Ê`k8Á †apb_pclkKQQQreserved-memoryYdma-unusable@fe000000Æþoscillator fixed-clock™n6©xin24m¼K Q timerarm,armv7-timerÉ0Ê   ™n6timer@ff810000rockchip,rk3288-timerÆÿ�  ÊH 8 a †timerpclkdisplay-subsystemrockchip,display-subsystemí dwmmc@ff0c0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÈDrv†biuciuciu-driveciu-sample Ê Æÿ @’okay->È P YZw�Ž›¨¶ ÂÏÚdefaultèdwmmc@ff0d0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÉEsw†biuciuciu-driveciu-sample Ê!Æÿ @’okay-òÿ wÚdefault è�Ž›¨¶Âdwmmc@ff0e0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ÊFtx†biuciuciu-driveciu-sample Ê"Æÿ@ ’disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcó€ðÑ€ 8ËGuy†biuciuciu-driveciu-sample Ê#Æÿ@’okayYžÏ. wÚdefault èsaradc@ff100000rockchip,saradcÆÿ Ê$=8I[†saradcapb_pclkW Osaradc-apb ’disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8AR†spiclkapb_pclk[  `txrx Ê,Údefaultè !"Æÿ’okayec@0google,cros-ec-spiÆj& ÊÚdefaultè#‡-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel™sbs-battery@bsbs,sbs-batteryÆ «¿keyboard-controllergoogle,cros-ec-keybÔä ÷@};0DY1 d>"A#( C  \=@V B |)<?  · + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BS†spiclkapb_pclk[ `txrx Ê-Údefaultè$%&'Æÿ ’disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CT†spiclkapb_pclk[`txrx Ê.Údefaultè()*+Æÿ’okay flash@0jedec,spi-nor‡úð€Æi2c@ff140000rockchip,rk3288-i2cÆÿ Ê>†i2c8MÚdefaultè,’okay™€12Idtpm@20infineon,slb9645ttÆ `i2c@ff150000rockchip,rk3288-i2cÆÿ Ê?†i2c8OÚdefaultè- ’disabledi2c@ff160000rockchip,rk3288-i2cÆÿ Ê@†i2c8PÚdefaultè.’okay™€12I,ts3a227e@3b ti,ts3a227eÆ;&/ÊÚdefaultè0xK�Q�trackpad@15elan,ekth3000Æ& ÊÚdefaultè1ƒ2Ži2c@ff170000rockchip,rk3288-i2cÆÿ ÊA†i2c8QÚdefaultè3’okay™† 1,IèKcQcserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê7œ¦8MU†baudclkapb_pclkÚdefault è456’okay³MÃÜlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê8œ¦8NV†baudclkapb_pclkÚdefaultè7’okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿi Ê9œ¦8OW†baudclkapb_pclkÚdefaultè8’okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê:œ¦8PX†baudclkapb_pclkÚdefaultè9 ’disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÆÿ Ê;œ¦8QY†baudclkapb_pclkÚdefaultè: ’disabledthermal-zonesreserve_thermalØèîˆü;cpu_thermalØdîˆü;tripscpu_alert0 ýèÐÁpassiveK<Q<cpu_alert1 pÐÁpassiveK=Q=cpu_crit _�Ð Ácriticalcooling-mapsmap0#< (ÿÿÿÿmap1#= (ÿÿÿÿÿÿÿÿgpu_thermalØdîˆü;tripsgpu_alert0 pÐÁpassiveK>Q>gpu_crit _�Ð Ácriticalcooling-mapsmap0#> (ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÆÿ( Ê%8HZ†tsadcapb_pclkŸ Otsadc-apbÚinitdefaultsleepè?7@A?Kas’okayx�K;Q;ethernet@ff290000rockchip,rk3288-gmacÆÿ)ʪmacirqeth_wake_irqºA88—fgc˜Ä]M†stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB Ostmmaceth ’disabledusb@ff500000 generic-ehciÆÿP Ê8†usbhostÇBÌusb’okayÖusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿT Ê8ÆotgìhostÇC Ìusb2-phy’okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÆÿX Ê8Á†otgìhostô€€@@ $ÇD Ìusb2-phy’okay³z.Dusb@ff5c0000 generic-ehciÆÿ\ Ê8Ćusbhost ’disabledi2c@ff650000rockchip,rk3288-i2cÆÿe Ê<†i2c8LÚdefaultèE’okay™€12Idpmic@1brockchip,rk808Æ©xin32kwifibt_32kin&/ÊÚdefaultèFE޼fr~Š–G¢®ºÇ2ÔáGíGKuQuregulatorsDCDC_REG1úvdd_arm / q°G _qKQregulator-state-memtDCDC_REG2úvdd_gpu / 5GÐ_qregulator-state-mem�¥B@DCDC_REG3 úvcc135_ddr regulator-state-mem�DCDC_REG4úvcc_18 /w@Gw@KQregulator-state-mem�¥w@LDO_REG1 úvcc33_io /2Z G2Z K2Q2regulator-state-mem�¥2Z LDO_REG3úvdd_10 /B@GB@regulator-state-mem�¥B@LDO_REG7úvdd10_lcd_pwren_h /&% G&% regulator-state-memtSWITCH_REG1 úvcc33_lcd KOQOregulator-state-memtLDO_REG6 úvcc18_codec /w@Gw@KPQPregulator-state-memtLDO_REG4 úvccio_sd/w@G2Z KQregulator-state-memtLDO_REG5 úvcc33_sd/2Z G2Z K Q regulator-state-memtLDO_REG8 úvcc33_ccd /2Z G2Z regulator-state-mem�¥2Z i2c@ff660000rockchip,rk3288-i2cÆÿf Ê=†i2c8NÚdefaultèH’okay™† 12I max98090@10maxim,max98090Æ&Iʆmclk8qÚdefaultèJK€Q€pwm@ff680000rockchip,rk3288-pwmÆÿhÁÚdefaultèK8^†pwm’okayKƒQƒpwm@ff680010rockchip,rk3288-pwmÆÿhÁÚdefaultèL8^†pwm’okaypwm@ff680020rockchip,rk3288-pwmÆÿh ÁÚdefaultèM8^†pwm ’disabledpwm@ff680030rockchip,rk3288-pwmÆÿh0ÁÚdefaultèN8^†pwm ’disabledbus_intmem@ff700000 mmio-sramÆÿp€ Yÿp€smp-sram@0rockchip,rk3066-smp-sramÆsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÆÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÆÿsKQpower-controller!rockchip,rk3288-power-controller̳h. KTQTpd_vio@9Æ È8ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11Æ 8Ïoppd_video@12Æ 8ÐÜpd_gpu@13Æ 8Àreboot-modesyscon-reboot-modeà”çRBÃóRBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÆÿtclock-controller@ff760000rockchip,rk3288-cruÆÿvºA¼H³ÑÝjÒÞk$Ã#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÆÿwKAQAedp-phyrockchip,rk3288-dp-phy8h†24m*’okayK_Q_io-domains"rockchip,rk3288-io-voltage-domain’okay52?JX2h2vO‚ŽP›usbphyrockchip,rk3288-usb-phy’okayusb-phy@320*Æ 8]†phyclk¼KDQDusb-phy@334*Æ48^†phyclk¼KBQBusb-phy@348*ÆH8_†phyclk¼KCQCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÆÿ€8p ÊO’okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÆÿ‹© †hclkmclk8ÐT[Q`tx Ê6ÚdefaultèRºA ’disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÆÿ‰ Ê5[QQ`txrx†i2s_hclki2s_clk8ÎRÚdefaultèSºÕ’okayKQcypto-controller@ff8a0000rockchip,rk3288-cryptoÆÿŠ@ Ê0 8ÇÍ}Á†aclkhclksclkapb_pclk® Ocrypto-rst’okayvop@ff930000rockchip,rk3288-vopÆÿ“œ Ê8žцaclk_vopdclk_vophclk_vopïT def OaxiahbdclkýU’okayportK Q endpoint@0Æ VKdQdendpoint@1Æ WK`Q`endpoint@2Æ XK]Q]iommu@ff930300rockchip,iommuÆÿ“ Ê ªvopb_mmuïT  ’okayKUQUvop@ff940000rockchip,rk3288-vopÆÿ”œ Ê8ƿ҆aclk_vopdclk_vophclk_vopïT °±² OaxiahbdclkýY’okayportK Q endpoint@0Æ ZKeQeendpoint@1Æ [KaQaendpoint@2Æ \K^Q^iommu@ff940300rockchip,iommuÆÿ” Ê ªvopl_mmuïT  ’okayKYQYmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÆÿ–@ Ê8~d †refpclkïT ºA ’disabledportsportendpoint@0Æ ]KXQXendpoint@1Æ ^K\Q\dp@ff970000rockchip,rk3288-dpÆÿ—@ Êb8ic†dppclkÇ_ÌdpoOdpºA’okay !portsport@0Æendpoint@0Æ `KWQWendpoint@1Æ aK[Q[port@1ÆendpointÆ bKˆQˆhdmi@ff980000rockchip,rk3288-dw-hdmiÆÿ˜¦ºA Êg8hm †iahbisfrïT ’okay +cportsportendpoint@0Æ dKVQVendpoint@1Æ eKZQZinterrupt-controller@ffc01000 arm,gic-400 7 L ÆÿÀÿÀ ÿÀ@ ÿÀ`  Ê KQefuse@ffb40000rockchip,rockchip-efuseÆÿ´ 8q †pclk_efusecpu_leakage@17Æpinctrlrockchip,rk3288-pinctrlºAöYÚdefaultsleepèfg7fhgpio0@ff750000rockchip,gpio-bankÆÿu ÊQ8@ ] m 7 LK/Q/gpio1@ff780000rockchip,gpio-bankÆÿx ÊR8A ] m 7 Lgpio2@ff790000rockchip,gpio-bankÆÿy ÊS8B ] m 7 LKtQtgpio3@ff7a0000rockchip,gpio-bankÆÿz ÊT8C ] m 7 Lgpio4@ff7b0000rockchip,gpio-bankÆÿ{ ÊU8D ] m 7 LKxQxgpio5@ff7c0000rockchip,gpio-bankÆÿ| ÊV8E ] m 7 LK{Q{gpio6@ff7d0000rockchip,gpio-bankÆÿ} ÊW8F ] m 7 LKIQIgpio7@ff7e0000rockchip,gpio-bankÆÿ~ ÊX8G ] m 7 LK Q gpio8@ff7f0000rockchip,gpio-bankÆÿ ÊY8H ] m 7 Lhdmihdmi-ddc yiivcc50-hdmi-en yiK|Q|pcfg-pull-up ‡KjQjpcfg-pull-down ”KkQkpcfg-pull-none £KiQipcfg-pull-none-12ma £ ° KmQmsleepglobal-pwroff yiKfQfddrio-pwroff yiddr0-retention yjddr1-retention yjedpedp-hpd y ki2c0i2c0-xfer yiiKEQEi2c1i2c1-xfer yiiK,Q,i2c2i2c2-xfer y i iKHQHi2c3i2c3-xfer yiiK-Q-i2c4i2c4-xfer yiiK.Q.i2c5i2c5-xfer yiiK3Q3i2s0i2s0-bus` yiiiiiiKSQSsdmmcsdmmc-clk ylKQsdmmc-cmd ylKQsdmmc-cd yjsdmmc-bus1 yjsdmmc-bus4@ yllllKQsdmmc-cd-disabled yiKQsdmmc-cd-gpio yiKQsdio0sdio0-bus1 yjsdio0-bus4@ yllllKQsdio0-cmd ylKQsdio0-clk ylKQsdio0-cd yjsdio0-wp yjsdio0-pwr yjsdio0-bkpwr yjsdio0-int yjwifienable-h yiKwQwbt-enable-l yiKvQvsdio1sdio1-bus1 yjsdio1-bus4@ yjjjjsdio1-cd yjsdio1-wp yjsdio1-bkpwr yjsdio1-int yjsdio1-cmd yjsdio1-clk yisdio1-pwr y jemmcemmc-clk ylKQemmc-cmd ylKQemmc-pwr y jemmc-bus1 yjemmc-bus4@ yjjjjemmc-bus8€ yllllllllKQemmc-reset y iKsQsspi0spi0-clk y jKQspi0-cs0 y jK"Q"spi0-tx yjK Q spi0-rx yjK!Q!spi0-cs1 yjspi1spi1-clk y jK$Q$spi1-cs0 y jK'Q'spi1-rx yjK&Q&spi1-tx yjK%Q%spi2spi2-cs1 yjspi2-clk yjK(Q(spi2-cs0 yjK+Q+spi2-rx yjK*Q*spi2-tx y jK)Q)uart0uart0-xfer yjiK4Q4uart0-cts yjK5Q5uart0-rts yiK6Q6uart1uart1-xfer yj iK7Q7uart1-cts y juart1-rts y iuart2uart2-xfer yjiK8Q8uart3uart3-xfer yjiK9Q9uart3-cts y juart3-rts y iuart4uart4-xfer y j iK:Q:uart4-cts yjuart4-rts yitsadcotp-gpio y iK?Q?otp-out y iK@Q@pwm0pwm0-pin yiKKQKpwm1pwm1-pin yiKLQLpwm2pwm2-pin yiKMQMpwm3pwm3-pin yiKNQNgmacrgmii-pinsð yiiiimmmmiii mmiirmii-pins  yiiiiiiiiiispdifspdif-tx y iKRQRpcfg-pull-none-drv-8ma £ °KlQlpcfg-pull-up-drv-8ma ‡ °pcfg-output-high ¿KoQopcfg-output-low ËKnQnbuttonspwr-key-l yjKpQpap-lid-int-l yjKqQqpmicpmic-int-l yjKFQFdvs-1 y kdvs-2 ykrebootap-warm-reset-h y iKrQrrecovery-switchrec-mode-l y jtpmtpm-int-h yiwrite-protectfw-wp-ap yicodechp-det yjK~Q~int-codec ykKJQJmic-det y jK}Q}headsetts3a227e-int-l yjK0Q0backlightbl-en yiK‚Q‚bl_pwr_en y iK�Q�chargerac-present-ap yjK…Q…cros-ecec-int yiK#Q#suspendsuspend-l-wake ynKgQgsuspend-l-sleep yoKhQhtrackpadtrackpad-int yjK1Q1usb-hosthost1-pwr-en y iK‰Q‰usbotg-pwren-h y iKŠQŠbuck-5vdrv-5v yiKzQzlcdlcd-en yiK‹Q‹avdd-1v8-disp-en y iKŒQŒgpio-keys gpio-keysÚdefaultèpqpower ÖPower S/ Üt çdŽlid ÖLid S/Ž Ü ù çgpio-restart gpio-restart S/ Údefaultèr Èemmc-pwrseqmmc-pwrseq-emmcèsÚdefault t KQsdio-pwrseqmmc-pwrseq-simple8u †ext_clockÚdefaultèvw xKQvcc-5vregulator-fixedúvcc_5v /LK@GLK@ y * = ÚdefaultèzKGQGvcc33-sysregulator-fixed úvcc33_sys /2Z G2Z  yKQvcc50-hdmiregulator-fixed úvcc50_hdmi  G * ={Údefaultè|sound!rockchip,rockchip-audio-max98090Údefaultè}~ BVEYRON-I2S Q i€ ~I ”I  «�backlightpwm-backlight   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ Ô€ í  úÚdefaultè‚ ƒB@ ' „K‡Q‡gpio-charger gpio-charger ,mains S/Údefaultè…panelinnolux,n116bgesimple-panel’okay † 9‡portsportendpoint ˆKbQbvccsysregulator-fixedúvccsys KyQyvcc5-host1-regulatorregulator-fixed * =/ Údefaultè‰ úvcc5_host1 vcc5v-otg-regulatorregulator-fixed * =/ ÚdefaultèŠ úvcc5_host2 panel-regulatorregulator-fixed * = Údefaultè‹úpanel_regulator C†  K†Q†vcc18-lcdregulator-fixed * =t ÚdefaultèŒ úvcc18_lcd  backlight-regulatorregulator-fixed * =t Údefaultè�úbacklight_regulator  C:˜K„Q„ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsforce-hpdddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityreset-gpiosvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us