Ð þíˆ~8ô(м#radxa,rock2-squarerockchip,rk3288&7Radxa Rock 2 Squarechosen=serial2:115200n8aliasesI/ethernet@ff290000S/i2c@ff650000X/i2c@ff140000]/i2c@ff660000b/i2c@ff150000g/i2c@ff160000l/i2c@ff170000q/dwmmc@ff0f0000w/dwmmc@ff0c0000}/dwmmc@ff0d0000ƒ/dwmmc@ff0e0000‰/serial@ff180000‘/serial@ff190000™/serial@ff690000¡/serial@ff1b0000©/serial@ff1c0000±/spi@ff110000¶/spi@ff120000»/spi@ff130000memoryÀmemoryÌ€arm-pmuarm,cortex-a12-pmu0З˜™šÛcpusîrockchip,rk3066-smpücpu@500Àcpuarm,cortex-a12Ì `‰@™p@Ö ›@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » ÂÀ » KÀ » ì0 » !0œ@>EQWcpu@501Àcpuarm,cortex-a12Ì QWcpu@502Àcpuarm,cortex-a12Ì QWcpu@503Àcpuarm,cortex-a12Ì QWamba simple-bus_dma-controller@ff250000arm,pl330arm,primecellÌÿ%@Ðfq> Œapb_pclkQWdma-controller@ff600000arm,pl330arm,primecellÌÿ`@Ðfq>Á Œapb_pclk ˜disableddma-controller@ffb20000arm,pl330arm,primecellÌÿ²@Ðfq>Á Œapb_pclkQMWMreserved-memory_dma-unusable@fe000000Ìþoscillator fixed-clockŸn6¯xin24mÂQ W timerarm,armv7-timerÏ0Ð   Ÿn6timer@ff810000rockchip,rk3288-timerÌÿ�  ÐH > a Œtimerpclkdisplay-subsystemrockchip,display-subsystemó dwmmc@ff0c0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÈDrvŒbiuciuciu-driveciu-sample  Ð Ìÿ @˜okay!3DÈVakdefaulty ƒ�dwmmc@ff0d0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÉEswŒbiuciuciu-driveciu-sample  Ð!Ìÿ @˜okay3œV©´akdefaultyƒ�dwmmc@ff0e0000rockchip,rk3288-dw-mshcù€ðÑ€ >ÊFtxŒbiuciuciu-driveciu-sample  Ð"Ìÿ@ ˜disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcù€ðÑ€ >ËGuyŒbiuciuciu-driveciu-sample  Ð#Ìÿ@˜okay!V´a©kdefault yƒ�saradc@ff100000rockchip,saradcÌÿ Ð$Â>I[Œsaradcapb_pclk W Ôsaradc-apb ˜disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi>ARŒspiclkapb_pclkà  åtxrx Ð,kdefaulty !"Ìÿ ˜disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi>BSŒspiclkapb_pclkà åtxrx Ð-kdefaulty#$%&Ìÿ ˜disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi>CTŒspiclkapb_pclkàåtxrx Ð.kdefaulty'()*Ìÿ ˜disabledi2c@ff140000rockchip,rk3288-i2cÌÿ Ð>Œi2c>Mkdefaulty+ ˜disabledi2c@ff150000rockchip,rk3288-i2cÌÿ Ð?Œi2c>Okdefaulty, ˜disabledi2c@ff160000rockchip,rk3288-i2cÌÿ Ð@Œi2c>Pkdefaulty- ˜disabledi2c@ff170000rockchip,rk3288-i2cÌÿ ÐAŒi2c>Qkdefaulty.˜okayQ^W^serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð7ïù>MUŒbaudclkapb_pclkkdefaulty/ ˜disabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð8ïù>NVŒbaudclkapb_pclkkdefaulty0 ˜disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿi Ð9ïù>OWŒbaudclkapb_pclkkdefaulty1˜okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð:ïù>PXŒbaudclkapb_pclkkdefaulty2 ˜disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÌÿ Ð;ïù>QYŒbaudclkapb_pclkkdefaulty3 ˜disabledthermal-zonesreserve_thermalèˆ*4cpu_thermaldˆ*4tripscpu_alert0:pFÐÇpassiveQ5W5cpu_alert1:$øFÐÇpassiveQ6W6cpu_crit:_�FÐ Çcriticalcooling-mapsmap0Q5 Vÿÿÿÿmap1Q6 Vÿÿÿÿÿÿÿÿgpu_thermaldˆ*4tripsgpu_alert0:pFÐÇpassiveQ7W7gpu_crit:_�FÐ Çcriticalcooling-mapsmap0Q7 Vÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÌÿ( Ð%>HZŒtsadcapb_pclk Ÿ Ôtsadc-apbkinitdefaultsleepy8e9o8y�s˜okay¦½Q4W4ethernet@ff290000rockchip,rk3288-gmacÌÿ)ÐØmacirqeth_wake_irqè:8>—fgc˜Ä]MŒstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B Ôstmmaceth˜okõ—;input)rgmii2<kdefaulty=> =?M c'u0x�0usb@ff500000 generic-ehciÌÿP Ð>ÂŒusbhostŠ@�usb˜okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÌÿT Ð>ÃŒotg™hostŠA �usb2-phy ˜disabledusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÌÿX Ð>ÁŒotg™otg¡³Â€€@@ ÑŠB �usb2-phy ˜disabledusb@ff5c0000 generic-ehciÌÿ\ Ð>ÄŒusbhost ˜disabledi2c@ff650000rockchip,rk3288-i2cÌÿe Ð<Œi2c>LkdefaultyC˜okayact8846@5aactive-semi,act8846ÌZÛóÿD ED"D-D8DregulatorsREG1CVCC_DDRRO€jO€‚REG2CVCC_IOR2Z j2Z ‚QWREG3CVDD_LOGRB@jB@‚REG4CVCC_20R„€j„€‚QEWEREG5 CVCCIO_SDR2Z j2Z ‚QWREG6 CVDD10_LCDRB@jB@‚REG7 CVCCA_CODECR2Z j2Z ‚REG8CVCCA_TPR2Z j2Z ‚REG9 CVCCIO_PMUR2Z j2Z ‚Q<W<REG10CVDD_10RB@jB@‚REG11CVCC_18Rw@jw@‚QWREG12 CVCC18_LCDRw@jw@‚syr827@40silergy,syr827Ì@–‚³Å,Cvdd_cpuR øPj™pá@öDQWsyr828@41silergy,syr828ÌA–‚Å,R øPj™pCvdd_gpuá@öDhym8563@51haoyu,hym8563ÌQŸ€¯xin32k&FÐkdefaultyGQmWmi2c@ff660000rockchip,rk3288-i2cÌÿf Ð=Œi2c>NkdefaultyH ˜disabledpwm@ff680000rockchip,rk3288-pwmÌÿhkdefaultyI>^Œpwm ˜disabledpwm@ff680010rockchip,rk3288-pwmÌÿhkdefaultyJ>^Œpwm ˜disabledpwm@ff680020rockchip,rk3288-pwmÌÿh kdefaultyK>^Œpwm ˜disabledpwm@ff680030rockchip,rk3288-pwmÌÿh0kdefaultyL>^Œpwm ˜disabledbus_intmem@ff700000 mmio-sramÌÿp€ _ÿp€smp-sram@0rockchip,rk3066-smp-sramÌsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÌÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÌÿsQWpower-controller!rockchip,rk3288-power-controller õh QPWPpd_vio@9Ì È>ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11Ì >Ïoppd_video@12Ì >ÐÜpd_gpu@13Ì >Àreboot-modesyscon-reboot-mode ”'RBÃ3RBÃARBà QRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÌÿtclock-controller@ff760000rockchip,rk3288-cruÌÿvè:Â]HõÑÝjÒÞk$j#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀQWsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÌÿwQ:W:edp-phyrockchip,rk3288-dp-phy>hŒ24m ˜disabledQ[W[io-domains"rockchip,rk3288-io-voltage-domain˜okayŠ—¡¬º<È<Ößëùusbphyrockchip,rk3288-usb-phy˜okayusb-phy@320Ì >]ŒphyclkÂQBWBusb-phy@334Ì4>^ŒphyclkÂQ@W@usb-phy@348ÌH>_ŒphyclkÂQAWAwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÌÿ€>p ÐO˜okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÌÿ‹ Œhclkmclk>ÐTàMåtx Ð6kdefaultyNè:˜okayQkWki2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÌÿ‰ Ð5àMMåtxrxŒi2s_hclki2s_clk>ÎRkdefaultyO1 ˜disabledcypto-controller@ff8a0000rockchip,rk3288-cryptoÌÿŠ@ Ð0 >ÇÍ}ÁŒaclkhclksclkapb_pclk ® Ôcrypto-rst˜okayvop@ff930000rockchip,rk3288-vopÌÿ“œ Ð>žьaclk_vopdclk_vophclk_vopKP  def ÔaxiahbdclkYQ˜okayportQ W endpoint@0Ì`RQ_W_endpoint@1Ì`SQ\W\endpoint@2Ì`TQYWYiommu@ff930300rockchip,iommuÌÿ“ Ð Øvopb_mmuKP p˜okayQQWQvop@ff940000rockchip,rk3288-vopÌÿ”œ Ð>ƿҌaclk_vopdclk_vophclk_vopKP  °±² ÔaxiahbdclkYU˜okayportQ W endpoint@0Ì`VQ`W`endpoint@1Ì`WQ]W]endpoint@2Ì`XQZWZiommu@ff940300rockchip,iommuÌÿ” Ð Øvopl_mmuKP p˜okayQUWUmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÌÿ–@ Ð>~d ŒrefpclkKP è: ˜disabledportsportendpoint@0Ì`YQTWTendpoint@1Ì`ZQXWXdp@ff970000rockchip,rk3288-dpÌÿ—@ Ðb>icŒdppclkŠ[�dp oÔdpè: ˜disabledportsport@0Ìendpoint@0Ì`\QSWSendpoint@1Ì`]QWWWhdmi@ff980000rockchip,rk3288-dw-hdmiÌÿ˜ùè: Ðg>hm ŒiahbisfrKP ˜okay}^portsportendpoint@0Ì`_QRWRendpoint@1Ì``QVWVinterrupt-controller@ffc01000 arm,gic-400‰ž ÌÿÀÿÀ ÿÀ@ ÿÀ`  Ð QWefuse@ffb40000rockchip,rockchip-efuseÌÿ´ >q Œpclk_efusecpu_leakage@17Ìpinctrlrockchip,rk3288-pinctrlè:ü_gpio0@ff750000rockchip,gpio-bankÌÿu ÐQ>@¯¿‰žQFWFgpio1@ff780000rockchip,gpio-bankÌÿx ÐR>A¯¿‰žgpio2@ff790000rockchip,gpio-bankÌÿy ÐS>B¯¿‰žgpio3@ff7a0000rockchip,gpio-bankÌÿz ÐT>C¯¿‰žQgWggpio4@ff7b0000rockchip,gpio-bankÌÿ{ ÐU>D¯¿‰žQ?W?gpio5@ff7c0000rockchip,gpio-bankÌÿ| ÐV>E¯¿‰žgpio6@ff7d0000rockchip,gpio-bankÌÿ} ÐW>F¯¿‰žgpio7@ff7e0000rockchip,gpio-bankÌÿ~ ÐX>G¯¿‰žQhWhgpio8@ff7f0000rockchip,gpio-bankÌÿ ÐY>H¯¿‰žQiWihdmihdmi-ddc Ëaapcfg-pull-upÙQbWbpcfg-pull-downæQcWcpcfg-pull-noneõQaWapcfg-pull-none-12maõ QdWdsleepglobal-pwroffËaddrio-pwroffËaddr0-retentionËbddr1-retentionËbedpedp-hpdË ci2c0i2c0-xfer ËaaQCWCi2c1i2c1-xfer ËaaQ+W+i2c2i2c2-xfer Ë a aQHWHi2c3i2c3-xfer ËaaQ,W,i2c4i2c4-xfer ËaaQ-W-i2c5i2c5-xfer ËaaQ.W.i2s0i2s0-bus`ËaaaaaaQOWOsdmmcsdmmc-clkËaQ W sdmmc-cmdËbQ W sdmmc-cdËbQWsdmmc-bus1Ëbsdmmc-bus4@ËbbbbQWsdmmc-pwrË aQpWpsdio0sdio0-bus1Ëbsdio0-bus4@ËbbbbQWsdio0-cmdËbQWsdio0-clkËaQWsdio0-cdËbsdio0-wpËbsdio0-pwrËbsdio0-bkpwrËbsdio0-intËbQWsdio1sdio1-bus1Ëbsdio1-bus4@Ëbbbbsdio1-cdËbsdio1-wpËbsdio1-bkpwrËbsdio1-intËbsdio1-cmdËbsdio1-clkËasdio1-pwrË bemmcemmc-clkËaQWemmc-cmdËbQWemmc-pwrË bemmc-bus1Ëbemmc-bus4@Ëbbbbemmc-bus8€ËbbbbbbbbQWemmc-resetË aQfWfspi0spi0-clkË bQWspi0-cs0Ë bQ"W"spi0-txËbQ W spi0-rxËbQ!W!spi0-cs1Ëbspi1spi1-clkË bQ#W#spi1-cs0Ë bQ&W&spi1-rxËbQ%W%spi1-txËbQ$W$spi2spi2-cs1Ëbspi2-clkËbQ'W'spi2-cs0ËbQ*W*spi2-rxËbQ)W)spi2-txË bQ(W(uart0uart0-xfer ËbaQ/W/uart0-ctsËbuart0-rtsËauart1uart1-xfer Ëb aQ0W0uart1-ctsË buart1-rtsË auart2uart2-xfer ËbaQ1W1uart3uart3-xfer ËbaQ2W2uart3-ctsË buart3-rtsË auart4uart4-xfer Ë b aQ3W3uart4-ctsËbuart4-rtsËatsadcotp-gpioË aQ8W8otp-outË aQ9W9pwm0pwm0-pinËaQIWIpwm1pwm1-pinËaQJWJpwm2pwm2-pinËaQKWKpwm3pwm3-pinËaQLWLgmacrgmii-pinsðËaaaaddddaaa ddaaQ=W=rmii-pins Ëaaaaaaaaaaphy-rstËeQ>W>spdifspdif-txË aQNWNpcfg-output-highQeWeirir-intËbQjWjpmicpmic-intËbQGWGusbhost-vbus-drvËaQoWosdiowifi-enableËaQnWnemmc-pwrseqmmc-pwrseq-emmcyfkdefault g QWexternal-gmac-clock fixed-clockŸsY@ ¯ext_gmacQ;W;flash-regulatorregulator-fixedCvcc_sysRw@jw@)–öQWvsys-regulatorregulator-fixedCvcc_sysRLK@jLK@‚³QDWDgpio-leds gpio-ledsheartbeat #h:rock2:green:state1 @heartbeatmmc #F :rock2:blue:state2@mmc0ir-receivergpio-ir-receiver #ikdefaultyjsoundsimple-audio-cardVSPDIFsimple-audio-card,dai-link@1cpumkcodecmlspdif-outlinux,spdif-ditQlWlsdio-pwrseqmmc-pwrseq-simple>m Œext_clockkdefaultyn ?QWvcc-host-regulatorregulator-fixedw HFkdefaultyo‚ Cvcc_hostsdmmc-regulatorregulator-fixed Hh kdefaultypCvcc_sdR2Z j2Z öQW #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqmmc-pwrseqnon-removable#io-channel-cellsreset-namesdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usrx_delaytx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmasystem-power-controllerinl1-supplyinl2-supplyinl3-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onfcs,suspend-voltage-selectorregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supply#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830lcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highreset-gpiosstartup-delay-uslabellinux,default-triggersimple-audio-card,namesound-daienable-active-high