Ð þí�H8y¬(œytnetxeon,r89rockchip,rk3288&chosenaliases7/ethernet@ff290000A/i2c@ff650000F/i2c@ff140000K/i2c@ff660000P/i2c@ff150000U/i2c@ff160000Z/i2c@ff170000_/dwmmc@ff0f0000e/dwmmc@ff0c0000k/dwmmc@ff0d0000q/dwmmc@ff0e0000w/serial@ff180000/serial@ff190000‡/serial@ff690000�/serial@ff1b0000—/serial@ff1c0000Ÿ/spi@ff110000¤/spi@ff120000©/spi@ff130000memory®memoryº€arm-pmuarm,cortex-a12-pmu0¾—˜™šÉcpusÜrockchip,rk3066-smpêcpu@500®cpuarm,cortex-a12º÷`þ‰@™p@Ö ›@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » ÂÀ » KÀ » ì0 » œ@,3?Ecpu@501®cpuarm,cortex-a12º÷?Ecpu@502®cpuarm,cortex-a12º÷?Ecpu@503®cpuarm,cortex-a12º÷?Eamba simple-busMdma-controller@ff250000arm,pl330arm,primecellºÿ%@¾T_, zapb_pclk?Edma-controller@ff600000arm,pl330arm,primecellºÿ`@¾T_,Á zapb_pclk †disableddma-controller@ffb20000arm,pl330arm,primecellºÿ²@¾T_,Á zapb_pclk?BEBreserved-memoryMdma-unusable@fe000000ºþoscillator fixed-clock�n6�xin24m°? E timerarm,armv7-timer½0¾   �n6timer@ff810000rockchip,rk3288-timerºÿ�  ¾H , a ztimerpclkdisplay-subsystemrockchip,display-subsystemá dwmmc@ff0c0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÈDrvzbiuciuciu-driveciu-sampleú ¾ ºÿ @†okay!2ÈDOYdefaultg q}dwmmc@ff0d0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÉEswzbiuciuciu-driveciu-sampleú ¾!ºÿ @ †disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÊFtxzbiuciuciu-driveciu-sampleú ¾"ºÿ@ †disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ËGuyzbiuciuciu-driveciu-sampleú ¾#ºÿ@ †disabledsaradc@ff100000rockchip,saradcºÿ ¾$Š,I[zsaradcapb_pclk÷W œsaradc-apb†okay¨spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi,ARzspiclkapb_pclk´  ¹txrx ¾,Ydefaultgºÿ †disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi,BSzspiclkapb_pclk´ ¹txrx ¾-Ydefaultgºÿ †disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi,CTzspiclkapb_pclk´¹txrx ¾.Ydefaultgºÿ †disabledi2c@ff140000rockchip,rk3288-i2cºÿ ¾>zi2c,MYdefaultg  †disabledi2c@ff150000rockchip,rk3288-i2cºÿ ¾?zi2c,OYdefaultg! †disabledi2c@ff160000rockchip,rk3288-i2cºÿ ¾@zi2c,PYdefaultg" †disabledi2c@ff170000rockchip,rk3288-i2cºÿ ¾Azi2c,QYdefaultg#†okayserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾7ÃÍ,MUzbaudclkapb_pclkYdefaultg$†okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾8ÃÍ,NVzbaudclkapb_pclkYdefaultg%†okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartºÿi ¾9ÃÍ,OWzbaudclkapb_pclkYdefaultg&†okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾:ÃÍ,PXzbaudclkapb_pclkYdefaultg'†okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾;ÃÍ,QYzbaudclkapb_pclkYdefaultg(†okaythermal-zonesreserve_thermalÚèðˆþ)cpu_thermalÚdðˆþ)tripscpu_alert0pеpassive?*E*cpu_alert1$øÐµpassive?+E+cpu_crit_�Ð µcriticalcooling-mapsmap0%* *ÿÿÿÿmap1%+ *ÿÿÿÿÿÿÿÿgpu_thermalÚdðˆþ)tripsgpu_alert0pеpassive?,E,gpu_crit_�Ð µcriticalcooling-mapsmap0%, *ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcºÿ( ¾%,HZztsadcapb_pclk÷Ÿ œtsadc-apbYinitdefaultsleepg-9.C-Mcs†okayz‘?)E)ethernet@ff290000rockchip,rk3288-gmacºÿ)¾¬macirqeth_wake_irq¼/8,—fgc˜Ä]Mzstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac÷B œstmmaceth†okÉ0ÔrgmiiÝinput ê1ú 'B@%—52Ydefaultg3L0Uusb@ff500000 generic-ehciºÿP ¾,Âzusbhost^4cusb†okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ºÿT ¾,Ãzotgmhost^5 cusb2-phy†okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ºÿX ¾,Ázotgmotgu‡–€€@@ ¥^6 cusb2-phy†okayusb@ff5c0000 generic-ehciºÿ\ ¾,Äzusbhost †disabledi2c@ff650000rockchip,rk3288-i2cºÿe ¾<zi2c,LYdefaultg7†okaypmic@40silergy,syr827º@¯ÌVDD_CPUÛ,÷ øP™p'@<Pb8?Epmic@41silergy,syr828ºA¯ÌVDD_GPUÛ,÷ øP™p'@<Pb8rtc@51haoyu,hym8563ºQ°�xin32k&9¾Ydefaultg:pmic@5aactive-semi,act8846ºZYdefaultg;<mregulatorsREG1ÌVCC_DDR÷O€O€<REG2ÌVCC_IO÷2Z 2Z <?`E`REG3ÌVDD_LOG÷B@B@<REG4ÌVCC_20÷„€„€<REG5 ÌVCCIO_SD÷2Z 2Z <?EREG6 ÌVDD10_LCD÷B@B@<REG7ÌVCC_WL÷2Z 2Z <REG8ÌVCCA_33÷2Z 2Z <REG9ÌVCC_LAN÷2Z 2Z <?0E0REG10ÌVDD_10÷B@B@<REG11ÌVCC_18÷w@w@<?EREG12 ÌVCC18_LCD÷w@w@<i2c@ff660000rockchip,rk3288-i2cºÿf ¾=zi2c,NYdefaultg= †disabledpwm@ff680000rockchip,rk3288-pwmºÿh…Ydefaultg>,^zpwm†okaypwm@ff680010rockchip,rk3288-pwmºÿh…Ydefaultg?,^zpwm †disabledpwm@ff680020rockchip,rk3288-pwmºÿh …Ydefaultg@,^zpwm †disabledpwm@ff680030rockchip,rk3288-pwmºÿh0…YdefaultgA,^zpwm †disabledbus_intmem@ff700000 mmio-sramºÿp€ Mÿp€smp-sram@0rockchip,rk3066-smp-sramºsram@ff720000#rockchip,rk3288-pmu-srammmio-sramºÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdºÿs?Epower-controller!rockchip,rk3288-power-controller�%h5 ?EEEpd_vio@9º È,ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11º ,Ïoppd_video@12º ,ÐÜpd_gpu@13º ,Àreboot-modesyscon-reboot-mode¤”«RB÷RBÃÅRBà ÕRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconºÿtclock-controller@ff760000rockchip,rk3288-cruºÿv¼/°áH%ÑÝjÒÞk$î#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ?Esyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdºÿw?/E/edp-phyrockchip,rk3288-dp-phy,hz24m †disabled?PEPio-domains"rockchip,rk3288-io-voltage-domain †disabledusbphyrockchip,rk3288-usb-phy†okayusb-phy@320º ,]zphyclk°?6E6usb-phy@334º4,^zphyclk°?4E4usb-phy@348ºH,_zphyclk°?5E5watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtºÿ€,p ¾O†okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifºÿ‹ zhclkmclk,ÐT´B¹tx ¾6YdefaultgC¼/ †disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sºÿ‰ ¾5´BB¹txrxzi2s_hclki2s_clk,ÎRYdefaultgD: †disabledcypto-controller@ff8a0000rockchip,rk3288-cryptoºÿŠ@ ¾0 ,ÇÍ}Ázaclkhclksclkapb_pclk÷® œcrypto-rst†okayvop@ff930000rockchip,rk3288-vopºÿ“œ ¾,žÑzaclk_vopdclk_vophclk_vopTE ÷def œaxiahbdclkbF†okayport? E endpoint@0ºiG?SESendpoint@1ºiH?QEQendpoint@2ºiI?NENiommu@ff930300rockchip,iommuºÿ“ ¾ ¬vopb_mmuTE y†okay?FEFvop@ff940000rockchip,rk3288-vopºÿ”œ ¾,Æ¿Òzaclk_vopdclk_vophclk_vopTE ÷°±² œaxiahbdclkbJ†okayport? E endpoint@0ºiK?TETendpoint@1ºiL?RERendpoint@2ºiM?OEOiommu@ff940300rockchip,iommuºÿ” ¾ ¬vopl_mmuTE y†okay?JEJmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiºÿ–@ ¾,~d zrefpclkTE ¼/ †disabledportsportendpoint@0ºiN?IEIendpoint@1ºiO?MEMdp@ff970000rockchip,rk3288-dpºÿ—@ ¾b,iczdppclk^Pcdp÷oœdp¼/ †disabledportsport@0ºendpoint@0ºiQ?HEHendpoint@1ºiR?LELhdmi@ff980000rockchip,rk3288-dw-hdmiºÿ˜Í¼/ ¾g,hm ziahbisfrTE †okayportsportendpoint@0ºiS?GEGendpoint@1ºiT?KEKinterrupt-controller@ffc01000 arm,gic-400†› ºÿÀÿÀ ÿÀ@ ÿÀ`  ¾ ?Eefuse@ffb40000rockchip,rockchip-efuseºÿ´ ,q zpclk_efusecpu_leakage@17ºpinctrlrockchip,rk3288-pinctrl¼/êMgpio0@ff750000rockchip,gpio-bankºÿu ¾Q,@¬¼†›?9E9gpio1@ff780000rockchip,gpio-bankºÿx ¾R,A¬¼†›gpio2@ff790000rockchip,gpio-bankºÿy ¾S,B¬¼†›gpio3@ff7a0000rockchip,gpio-bankºÿz ¾T,C¬¼†›gpio4@ff7b0000rockchip,gpio-bankºÿ{ ¾U,D¬¼†›?1E1gpio5@ff7c0000rockchip,gpio-bankºÿ| ¾V,E¬¼†›gpio6@ff7d0000rockchip,gpio-bankºÿ} ¾W,F¬¼†›gpio7@ff7e0000rockchip,gpio-bankºÿ~ ¾X,G¬¼†›?\E\gpio8@ff7f0000rockchip,gpio-bankºÿ ¾Y,H¬¼†›hdmihdmi-ddc ÈUUpcfg-pull-upÖ?VEVpcfg-pull-downã?WEWpcfg-pull-noneò?UEUpcfg-pull-none-12maòÿ ?XEXsleepglobal-pwroffÈUddrio-pwroffÈUddr0-retentionÈVddr1-retentionÈVedpedp-hpdÈ Wi2c0i2c0-xfer ÈUU?7E7i2c1i2c1-xfer ÈUU? E i2c2i2c2-xfer È U U?=E=i2c3i2c3-xfer ÈUU?!E!i2c4i2c4-xfer ÈUU?"E"i2c5i2c5-xfer ÈUU?#E#i2s0i2s0-bus`ÈUUUUUU?DEDsdmmcsdmmc-clkÈU? E sdmmc-cmdÈV? E sdmmc-cdÈV?Esdmmc-bus1ÈVsdmmc-bus4@ÈVVVV?Esdio0sdio0-bus1ÈVsdio0-bus4@ÈVVVVsdio0-cmdÈVsdio0-clkÈUsdio0-cdÈVsdio0-wpÈVsdio0-pwrÈVsdio0-bkpwrÈVsdio0-intÈVsdio1sdio1-bus1ÈVsdio1-bus4@ÈVVVVsdio1-cdÈVsdio1-wpÈVsdio1-bkpwrÈVsdio1-intÈVsdio1-cmdÈVsdio1-clkÈUsdio1-pwrÈ Vemmcemmc-clkÈUemmc-cmdÈVemmc-pwrÈ Vemmc-bus1ÈVemmc-bus4@ÈVVVVemmc-bus8€ÈVVVVVVVVspi0spi0-clkÈ V?Espi0-cs0È V?Espi0-txÈV?Espi0-rxÈV?Espi0-cs1ÈVspi1spi1-clkÈ V?Espi1-cs0È V?Espi1-rxÈV?Espi1-txÈV?Espi2spi2-cs1ÈVspi2-clkÈV?Espi2-cs0ÈV?Espi2-rxÈV?Espi2-txÈ V?Euart0uart0-xfer ÈVU?$E$uart0-ctsÈVuart0-rtsÈUuart1uart1-xfer ÈV U?%E%uart1-ctsÈ Vuart1-rtsÈ Uuart2uart2-xfer ÈVU?&E&uart3uart3-xfer ÈVU?'E'uart3-ctsÈ Vuart3-rtsÈ Uuart4uart4-xfer È V U?(E(uart4-ctsÈVuart4-rtsÈUtsadcotp-gpioÈ U?-E-otp-outÈ U?.E.pwm0pwm0-pinÈU?>E>pwm1pwm1-pinÈU??E?pwm2pwm2-pinÈU?@E@pwm3pwm3-pinÈU?AEAgmacrgmii-pinsðÈUUUUXXXXUUU XXUU?3E3rmii-pins ÈUUUUUUUUUUspdifspdif-txÈ U?CECpcfg-output-high?ZEZpcfg-output-low?YEYact8846pmic-vselÈY?;E;pwr-holdÈZ?<E<buttonspwrbtnÈV?[E[irir-intÈV?]E]pmicpmic-intÈV?:E:usbhost-vbus-drvÈU?^E^otg-vbus-drvÈ U?_E_external-gmac-clock fixed-clock�sY@ �ext_gmac°?2E2gpio-keys gpio-keys%Ydefaultg[power 096tAGPIO Key PowerGXfdir-receivergpio-ir-receiver 0\Ydefaultg]vcc-host-regulatorregulator-fixedx õ9Ydefaultg^ Ìvcc_host<Pvcc-otg-regulatorregulator-fixedx õ9 Ydefaultg_Ìvcc_otg<Psdmmc-regulatorregulator-fixed Ìsdmmc-supply÷2Z 2Z  õ\ ‹† b`?Esys-regulatorregulator-fixed Ìsys-supply÷LK@LK@<P?8E8 #address-cells#size-cellscompatibleinterrupt-parentethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supply#io-channel-cellsreset-namesvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmafcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplysystem-power-controller#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us