Ð þíŒó8„l(‡„4*rockchip,rk3288-evb-rk808rockchip,rk3288&chosenaliases7/ethernet@ff290000A/i2c@ff650000F/i2c@ff140000K/i2c@ff660000P/i2c@ff150000U/i2c@ff160000Z/i2c@ff170000_/dwmmc@ff0f0000e/dwmmc@ff0c0000k/dwmmc@ff0d0000q/dwmmc@ff0e0000w/serial@ff180000/serial@ff190000‡/serial@ff690000�/serial@ff1b0000—/serial@ff1c0000Ÿ/spi@ff110000¤/spi@ff120000©/spi@ff130000memory®memoryº€arm-pmuarm,cortex-a12-pmu0¾—˜™šÉcpusÜrockchip,rk3066-smpêcpu@500®cpuarm,cortex-a12º÷`þ‰@™p@Ö ›@O€O€Èàa€� s€B@ žÀ~ð 'À » 9À » ÂÀ » KÀ » ì0 » œ@,3?Ecpu@501®cpuarm,cortex-a12º÷?Ecpu@502®cpuarm,cortex-a12º÷?Ecpu@503®cpuarm,cortex-a12º÷?Eamba simple-busMdma-controller@ff250000arm,pl330arm,primecellºÿ%@¾T_, zapb_pclk?Edma-controller@ff600000arm,pl330arm,primecellºÿ`@¾T_,Á zapb_pclk †disableddma-controller@ffb20000arm,pl330arm,primecellºÿ²@¾T_,Á zapb_pclk?GEGreserved-memoryMdma-unusable@fe000000ºþoscillator fixed-clock�n6�xin24m°? E timerarm,armv7-timer½0¾   �n6timer@ff810000rockchip,rk3288-timerºÿ�  ¾H , a ztimerpclkdisplay-subsystemrockchip,display-subsystemá dwmmc@ff0c0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÈDrvzbiuciuciu-driveciu-sampleú ¾ ºÿ @†okay!2ÈDOYdefaultg q}dwmmc@ff0d0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÉEswzbiuciuciu-driveciu-sampleú ¾!ºÿ @ †disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ÊFtxzbiuciuciu-driveciu-sampleú ¾"ºÿ@ †disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcç€ðÑ€ ,ËGuyzbiuciuciu-driveciu-sampleú ¾#ºÿ@†okayDŠOYdefaultgsaradc@ff100000rockchip,saradcºÿ ¾$˜,I[zsaradcapb_pclk÷W ªsaradc-apb †disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi,ARzspiclkapb_pclk¶  »txrx ¾,Ydefaultgºÿ †disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi,BSzspiclkapb_pclk¶ »txrx ¾-Ydefaultgºÿ †disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi,CTzspiclkapb_pclk¶»txrx ¾.Ydefaultg !"ºÿ †disabledi2c@ff140000rockchip,rk3288-i2cºÿ ¾>zi2c,MYdefaultg# †disabledi2c@ff150000rockchip,rk3288-i2cºÿ ¾?zi2c,OYdefaultg$ †disabledi2c@ff160000rockchip,rk3288-i2cºÿ ¾@zi2c,PYdefaultg% †disabledi2c@ff170000rockchip,rk3288-i2cºÿ ¾Azi2c,QYdefaultg&†okay?YEYserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾7ÅÏ,MUzbaudclkapb_pclkYdefaultg'†okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾8ÅÏ,NVzbaudclkapb_pclkYdefaultg(†okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartºÿi ¾9ÅÏ,OWzbaudclkapb_pclkYdefaultg)†okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾:ÅÏ,PXzbaudclkapb_pclkYdefaultg*†okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartºÿ ¾;ÅÏ,QYzbaudclkapb_pclkYdefaultg+†okaythermal-zonesreserve_thermalÜèòˆ,cpu_thermalÜdòˆ,tripscpu_alert0pеpassive?-E-cpu_alert1$øÐµpassive?.E.cpu_crit_�Ð µcriticalcooling-mapsmap0'- ,ÿÿÿÿmap1'. ,ÿÿÿÿÿÿÿÿgpu_thermalÜdòˆ,tripsgpu_alert0pеpassive?/E/gpu_crit_�Ð µcriticalcooling-mapsmap0'/ ,ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcºÿ( ¾%,HZztsadcapb_pclk÷Ÿ ªtsadc-apbYinitdefaultsleepg0;1E0Oes†okay|“?,E,ethernet@ff290000rockchip,rk3288-gmacºÿ)¾®macirqeth_wake_irq¾28,—fgc˜Ä]Mzstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac÷B ªstmmaceth†okË3Örgmiißinput ì4ü 'B@'—75Ydefaultg6N0Wusb@ff500000 generic-ehciºÿP ¾,Âzusbhost`7eusb†okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ºÿT ¾,Ãzotgohost`8 eusb2-phy†okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ºÿX ¾,Ázotgootgw‰˜€€@@ §`9 eusb2-phy †disabledusb@ff5c0000 generic-ehciºÿ\ ¾,Äzusbhost †disabledi2c@ff650000rockchip,rk3288-i2cºÿe ¾<zi2c,LYdefaultg:†okay�€pmic@1brockchip,rk808º&;¾Ydefaultg<=±Ò°�xin32krk808-clkout2à>ì>ø>>>>(?4@@@M>Z@gAregulatorsDCDC_REG1tˆš q°²™pÊvdd_arm?Eregulator-state-memÙDCDC_REG2tˆš øP²ÐÊvdd_gpuregulator-state-memò B@DCDC_REG3tˆÊvcc_ddrregulator-state-memòDCDC_REG4tˆš2Z ²2Z Êvcc_io?@E@regulator-state-memò 2Z LDO_REG1tˆš2Z ²2Z  Êvccio_pmu?AEAregulator-state-memò 2Z LDO_REG2tˆš2Z ²2Z Êvcc_tpregulator-state-memÙLDO_REG3tˆšB@²B@Êvdd_10regulator-state-memò B@LDO_REG4tˆšw@²w@ Êvcc18_lcdregulator-state-memò w@LDO_REG5tˆšw@²2Z  Êvccio_sd?Eregulator-state-memò 2Z LDO_REG6tˆšB@²B@ Êvdd10_lcdregulator-state-memò B@LDO_REG7tˆšw@²w@Êvcc_18??E?regulator-state-memò w@LDO_REG8tˆš2Z ²2Z  Êvcca_codecregulator-state-memò 2Z SWITCH_REG1tˆÊvcc_wlregulator-state-memòSWITCH_REG2tˆÊvcc_lcd?gEgregulator-state-memòi2c@ff660000rockchip,rk3288-i2cºÿf ¾=zi2c,NYdefaultgB †disabledpwm@ff680000rockchip,rk3288-pwmºÿh&YdefaultgC,^zpwm†okay?dEdpwm@ff680010rockchip,rk3288-pwmºÿh&YdefaultgD,^zpwm †disabledpwm@ff680020rockchip,rk3288-pwmºÿh &YdefaultgE,^zpwm †disabledpwm@ff680030rockchip,rk3288-pwmºÿh0&YdefaultgF,^zpwm †disabledbus_intmem@ff700000 mmio-sramºÿp€ Mÿp€smp-sram@0rockchip,rk3066-smp-sramºsram@ff720000#rockchip,rk3288-pmu-srammmio-sramºÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdºÿs?Epower-controller!rockchip,rk3288-power-controller1'h7 ?JEJpd_vio@9º È,ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkjpd_hevc@11º ,Ïoppd_video@12º ,ÐÜpd_gpu@13º ,Àreboot-modesyscon-reboot-modeE”LRBÃXRBÃfRBà vRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconºÿtclock-controller@ff760000rockchip,rk3288-cruºÿv¾2°‚H'ÑÝjÒÞk$�#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ?Esyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdºÿw?2E2edp-phyrockchip,rk3288-dp-phy,hz24m¤†okay?UEUio-domains"rockchip,rk3288-io-voltage-domain †disabledusbphyrockchip,rk3288-usb-phy†okayusb-phy@320¤º ,]zphyclk°?9E9usb-phy@334¤º4,^zphyclk°?7E7usb-phy@348¤ºH,_zphyclk°?8E8watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtºÿ€,p ¾O†okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifºÿ‹¯ zhclkmclk,ÐT¶G»tx ¾6YdefaultgH¾2 †disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sºÿ‰ ¾5¶GG»txrxzi2s_hclki2s_clk,ÎRYdefaultgIÀÛ †disabledcypto-controller@ff8a0000rockchip,rk3288-cryptoºÿŠ@ ¾0 ,ÇÍ}Ázaclkhclksclkapb_pclk÷® ªcrypto-rst†okayvop@ff930000rockchip,rk3288-vopºÿ“œ ¾,žÑzaclk_vopdclk_vophclk_vopõJ ÷def ªaxiahbdclkK†okayport? E endpoint@0º L?ZEZendpoint@1º M?VEVendpoint@2º N?SESiommu@ff930300rockchip,iommuºÿ“ ¾ ®vopb_mmuõJ †okay?KEKvop@ff940000rockchip,rk3288-vopºÿ”œ ¾,Æ¿Òzaclk_vopdclk_vophclk_vopõJ ÷°±² ªaxiahbdclkO†okayport? E endpoint@0º P?[E[endpoint@1º Q?WEWendpoint@2º R?TETiommu@ff940300rockchip,iommuºÿ” ¾ ®vopl_mmuõJ †okay?OEOmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiºÿ–@ ¾,~d zrefpclkõJ ¾2 †disabledportsportendpoint@0º S?NENendpoint@1º T?RERdp@ff970000rockchip,rk3288-dpºÿ—@ ¾b,iczdppclk`Uedp÷oªdp¾2†okay'portsport@0ºendpoint@0º V?MEMendpoint@1º W?QEQport@1ºendpointº X?hEhhdmi@ff980000rockchip,rk3288-dw-hdmiºÿ˜Ï¾2 ¾g,hm ziahbisfrõJ †okay1Yportsportendpoint@0º Z?LELendpoint@1º [?PEPinterrupt-controller@ffc01000 arm,gic-400=R ºÿÀÿÀ ÿÀ@ ÿÀ`  ¾ ?Eefuse@ffb40000rockchip,rockchip-efuseºÿ´ ,q zpclk_efusecpu_leakage@17ºpinctrlrockchip,rk3288-pinctrl¾2êMgpio0@ff750000rockchip,gpio-bankºÿu ¾Q,@cs=R?;E;gpio1@ff780000rockchip,gpio-bankºÿx ¾R,Acs=Rgpio2@ff790000rockchip,gpio-bankºÿy ¾S,Bcs=Rgpio3@ff7a0000rockchip,gpio-bankºÿz ¾T,Ccs=Rgpio4@ff7b0000rockchip,gpio-bankºÿ{ ¾U,Dcs=R?4E4gpio5@ff7c0000rockchip,gpio-bankºÿ| ¾V,Ecs=Rgpio6@ff7d0000rockchip,gpio-bankºÿ} ¾W,Fcs=Rgpio7@ff7e0000rockchip,gpio-bankºÿ~ ¾X,Gcs=R?bEbgpio8@ff7f0000rockchip,gpio-bankºÿ ¾Y,Hcs=Rhdmihdmi-ddc \\pcfg-pull-up�?]E]pcfg-pull-downš?^E^pcfg-pull-none©?\E\pcfg-pull-none-12ma©¶ ?aEasleepglobal-pwroff\?=E=ddrio-pwroff\ddr0-retention]ddr1-retention]edpedp-hpd ^i2c0i2c0-xfer \\?:E:i2c1i2c1-xfer \\?#E#i2c2i2c2-xfer  \ \?BEBi2c3i2c3-xfer \\?$E$i2c4i2c4-xfer \\?%E%i2c5i2c5-xfer \\?&E&i2s0i2s0-bus`\\\\\\?IEIsdmmcsdmmc-clk_? E sdmmc-cmd`? E sdmmc-cd]?Esdmmc-bus1]sdmmc-bus4@````?Esdmmc-pwr \?lElsdio0sdio0-bus1]sdio0-bus4@]]]]sdio0-cmd]sdio0-clk\sdio0-cd]sdio0-wp]sdio0-pwr]sdio0-bkpwr]sdio0-int]sdio1sdio1-bus1]sdio1-bus4@]]]]sdio1-cd]sdio1-wp]sdio1-bkpwr]sdio1-int]sdio1-cmd]sdio1-clk\sdio1-pwr ]emmcemmc-clk\?Eemmc-cmd]?Eemmc-pwr ]?Eemmc-bus1]emmc-bus4@]]]]emmc-bus8€]]]]]]]]?Espi0spi0-clk ]?Espi0-cs0 ]?Espi0-tx]?Espi0-rx]?Espi0-cs1]spi1spi1-clk ]?Espi1-cs0 ]?Espi1-rx]?Espi1-tx]?Espi2spi2-cs1]spi2-clk]?Espi2-cs0]?"E"spi2-rx]?!E!spi2-tx ]? E uart0uart0-xfer ]\?'E'uart0-cts]uart0-rts\uart1uart1-xfer ] \?(E(uart1-cts ]uart1-rts \uart2uart2-xfer ]\?)E)uart3uart3-xfer ]\?*E*uart3-cts ]uart3-rts \uart4uart4-xfer  ] \?+E+uart4-cts]uart4-rts\tsadcotp-gpio \?0E0otp-out \?1E1pwm0pwm0-pin\?CECpwm1pwm1-pin\?DEDpwm2pwm2-pin\?EEEpwm3pwm3-pin\?FEFgmacrgmii-pinsð\\\\aaaa\\\ aa\\?6E6rmii-pins \\\\\\\\\\spdifspdif-tx \?HEHpcfg-pull-none-drv-8ma¶?_E_pcfg-pull-up-drv-8ma�¶?`E`backlightbl-en\?cEcbuttonspwrbtn]?iEilcdlcd-cs\?fEfpmicpmic-int]?<E<usbhost-vbus-drv\?jEjeth_phyeth-phy-pwr\?kEkbacklightpwm-backlightÅ  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ×€ ðbYdefaultgcýdB@?eEeexternal-gmac-clock fixed-clock�sY@ �ext_gmac°?5E5panellg,lp079qx1-sp0vsimple-panele ðbgf gportsportendpoint h?XEXgpio-keys gpio-keysYdefaultgipower ÷;$t/GPIO Key Power5ÒFdvcc-host-regulatorregulator-fixedX ÷;Ydefaultgj Êvcc_hosttˆvcc-phy-regulatorregulator-fixedX ÷;YdefaultgkÊvcc_phyš2Z ²2Z tˆ?3E3vsys-regulatorregulator-fixedÊvcc_sysšLK@²LK@tˆ?>E>sdmmc-regulatorregulator-fixed ÷b YdefaultglÊvcc_sdš2Z ²2Z k† |@?E #address-cells#size-cellscompatibleinterrupt-parentethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsreset-namesdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmarockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsforce-hpdddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,codelabellinux,input-typedebounce-intervalenable-active-highstartup-delay-usvin-supply