Ð þí783(2È$rockchip,rk3036-evbrockchip,rk3036&!7Rockchip RK3036 Evaluation boardchosenaliases=/i2c@20072000B/i2c@20056000G/i2c@2005a000L/dwmmc@1021c000R/dwmmc@10214000X/dwmmc@10218000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000memoryzmemory†`@cpusŠrockchip,rk3036-smpcpu@f00zcpuarm,cortex-a7†˜Ÿ s€B@°œ@¾ÅËcpu@f01zcpuarm,cortex-a7†˜ÅËamba simple-busÓpdma@20078000arm,pl330arm,primecell† €@Úåð¾Â  apb_pclkÅ Ë arm-pmuarm,cortex-a7-pmuÚLMdisplay-subsystemrockchip,display-subsystem*timerarm,armv7-timer00Ú   Tn6oscillator fixed-clockTn6dxin24mwÅËbus_intmem@10080000 mmio-sram†  Ó smp-sram@0rockchip,rk3066-smp-sram†vop@10118000rockchip,rk3036-vop†€œ Ú+¾ÅdÑ aclk_vopdclk_vophclk_vop˜uvw „axiahbdclk� —disabledportÅËendpoint@0†žÅËiommu@10118300rockchip,iommu†ƒ Ú+®vop_mmu¾ —disabledÅËinterrupt-controller@10139000 arm,gic-400Ëà †� À à  Ú ÅËusb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2† Ú ¾Á otgñotgù €€@@ ) —disabledusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2† Ú ¾Â otgñhost —disabledethernet@10200000#rockchip,rk3036-emacsnps,arc-emac† @ Ú3¾Ì˜— hclkmacrefmacclk@™Pgdqrmii—okayzdefaultˆ ’  – ¦ ethernet-phy@0†Å Ë dwmmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc†!@@T<4`¹€<4`¾ÈD biuciuÌ Ú —disableddwmmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc†!€@¹€<4` ¾ÉEsw biuciuciu_drvciu_sampleÌ Ú —disableddwmmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc†!À@ Ú×áT<4`¹€<4` ¾ËGuy biuciuciu_drvciu_sampleóž rx-txÌ"/=zdefault ˆ —disabledi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s†"@ Ú3 i2s_clki2s_hclk¾RÎ txrxzdefaultˆ —disabledclock-controller@20000000rockchip,rk3036-cru† 3wG@T#g¸€ÅËsyscon@20008000&rockchip,rk3036-grfsysconsimple-mfd† €ÅËreboot-modesyscon-reboot-modeiØpRBÃ|RBÊRBà šRBÃacodec-ana@20030000 rk3036-codec† @3  acodec_pclk¾q —disabledhdmi@20034000rockchip,rk3036-inno-hdmi† @@ Ú-¾h pclk3zdefaultˆ —disabledportendpoint@0†žÅËtimer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer† @  Ú ¾a  timerpclkpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm† ¦¾^ pwmzdefaultˆ —disabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm† ¦¾^ pwmzdefaultˆ —disabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm†  ¦¾^ pwmzdefaultˆ —disabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm† 0¦¾^ pwmzdefaultˆ —disabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c† ` Ú i2c¾Mzdefaultˆ—okayhym8563@51haoyu,hym8563†QwT€dxin32ki2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c†   Ú i2c¾Nzdefaultˆ —disabledserial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart†  Ú±»Tn6¾MU baudclkapb_pclkzdefault ˆ —disabledserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart† @ Ú±»Tn6¾NV baudclkapb_pclkzdefaultˆ —disabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart† € Ú±»Tn6¾OW baudclkapb_pclkzdefaultˆ—okayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c†   Ú i2c¾Lzdefaultˆ  —disabledspi@20074000rockchip,rockchip-spi† @ Ú¾RA apb-pclkspi_pclk  txrxzdefaultˆ!"#$ —disabledpinctrlrockchip,rk3036-pinctrl3Ógpio0@2007c000rockchip,gpio-bank† À Ú$¾@ÈØËàgpio1@20080000rockchip,gpio-bank†  Ú%¾AÈØËàgpio2@20084000rockchip,gpio-bank† @ Ú&¾BÈØËàÅ Ë pcfg_pull_defaultäÅ&Ë&pcfg-pull-noneúÅ%Ë%pwm0pwm0-pin%ÅËpwm1pwm1-pin%ÅËpwm2pwm2-pin%ÅËpwm3pwm3-pin%ÅËsdmmcsdmmc-clk%sdmmc-cmd&sdmcc-cd&sdmmc-bus1&sdmmc-bus4@&&&&sdiosdio-bus1 &sdio-bus4@ & & &&sdio-cmd&sdio-clk %emmcemmc-clk%ÅËemmc-cmd&ÅËemmc-bus8€&&&&&&&&ÅËemacemac-xfer€ & &&&&&&&Å Ë emac-mdio  &&Å Ë i2c0i2c0-xfer %%Å Ë i2c1i2c1-xfer %%ÅËi2c2i2c2-xfer %%ÅËi2si2s-bus`&&&&&&ÅËhdmihdmi-ctl@% % % %ÅËuart0uart0-xfer &%ÅËuart0-cts&ÅËuart0-rts%ÅËuart1uart1-xfer &%ÅËuart2uart2-xfer &%ÅËspispi-txd&Å!Ë!spi-rxd&Å"Ë"spi-clk&Å#Ë#spi-cs0&Å$Ë$spi-cs1& #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2mshc0mshc1mshc2serial0serial1serial2spidevice_typeregenable-methodresetsoperating-pointsclock-latencyclockslinux,phandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclock-namesinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsreset-namesiommusstatusremote-endpointinterrupt-names#iommu-cellsinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmarockchip,grfassigned-clocksassigned-clock-parentsmax-speedphy-modepinctrl-namespinctrl-0phyphy-reset-gpiosphy-reset-durationclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeeddefault-sample-phasedisable-wpdmasdma-namesmmc-ddr-1_8vnon-removablenum-slots#reset-cellsassigned-clock-ratesoffsetmode-normalmode-recoverymode-bootloadermode-loader#pwm-cellsreg-shiftreg-io-widthgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pins