Ð þíP8ú°(  úxEgumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuoaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu‡“à(•èHà˜Ð�g8¡ O€dp`ð 'À™ppmu@54000000arm,cortex-a8-pmupT€¦±debugsssocti,omap-inframpu ti,omap3-mpu±mpuiva ti,iva2.2±ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph¦ +»±l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ »Hscm@2000ti,omap3-scmsimple-busp + » pinmux@30 ti,omap3-padconfpinctrl-singlep08+ÂÓèÿ#default1;äAäpinmux_uart2_pins I<>@B;ãAãpinmux_i2c1_pinsIŠŒ;æAæpinmux_mmc1_pins0I;ðAðpinmux_mmc2_pins0I(*,.02;òAòpinmux_w3cbw003c_pinsI„l; A pinmux_hsusb2_pins@I¤ ¦ ¨ ª ¬ ® Ž�;Apinmux_twl4030_pinsI°A;çAçpinmux_i2c3_pinsI’”;ìAìpinmux_uart3_pinsInp;åAåscm_conf@270sysconsimple-buspp0+ »p0;Apbias_regulator@2b0ti,pbias-omap3ti,pbias-omapp°]pbias_mmc_omap2430dpbias_mmc_omap2430sw@‹-ÆÀ;ïAïclocks+mcbsp5_mux_fck@68£ti,composite-mux-clockt°ph;Amcbsp5_fck£ti,composite-clockt;úAúmcbsp1_mux_fck@4£ti,composite-mux-clockt°p; A mcbsp1_fck£ti,composite-clockt ;öAömcbsp2_mux_fck@4£ti,composite-mux-clockt °p; A mcbsp2_fck£ti,composite-clockt ;÷A÷mcbsp3_mux_fck@68£ti,composite-mux-clockt ph;Amcbsp3_fck£ti,composite-clockt;øAømcbsp4_mux_fck@68£ti,composite-mux-clockt °ph;Amcbsp4_fck£ti,composite-clockt;ùAùclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+ÂÓèÿpinmux_twl4030_vpins I;èAèaes@480c5000 ti,omap3-aes±aespH PP¦½ABÂtxrxprm@48306000 ti,omap3-prmpH0`@¦ clocks+virt_16_8m_ck£ fixed-clockÌY;Aosc_sys_ck@d40£ ti,mux-clocktp @;Asys_ck@1270£ti,divider-clockt°Üppç;Asys_clkout1@d70£ti,gate-clocktp p°dpll3_x2_ck£fixed-factor-clocktþ dpll3_m2x2_ck£fixed-factor-clocktþ ;Adpll4_x2_ck£fixed-factor-clocktþ corex2_fck£fixed-factor-clocktþ ;Awkup_l4_ick£fixed-factor-clocktþ ;NANcorex2_d3_fck£fixed-factor-clocktþ ;…A…corex2_d5_fck£fixed-factor-clocktþ ;†A†clockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk£ fixed-clockÌomap_32k_fck£ fixed-clockÌ€;@A@virt_12m_ck£ fixed-clockÌ·;Avirt_13m_ck£ fixed-clockÌÆ]@;Avirt_19200000_ck£ fixed-clockÌ$ø;Avirt_26000000_ck£ fixed-clockÌŒº€;Avirt_38_4m_ck£ fixed-clockÌIð;Adpll4_ck@d00£ti,omap3-dpll-per-clocktp D 0;Adpll4_m2_ck@d48£ti,divider-clocktÜ?p Hç; A dpll4_m2x2_mul_ck£fixed-factor-clockt þ ;!A!dpll4_m2x2_ck@d00£ti,gate-clockt!°p ;"A"omap_96m_alwon_fck£fixed-factor-clockt"þ ;)A)dpll3_ck@d00£ti,omap3-dpll-core-clocktp @ 0;Adpll3_m3_ck@1140£ti,divider-clockt°Üp@ç;#A#dpll3_m3x2_mul_ck£fixed-factor-clockt#þ ;$A$dpll3_m3x2_ck@d00£ti,gate-clockt$° p ;%A%emu_core_alwon_ck£fixed-factor-clockt%þ ;bAbsys_altclk£ fixed-clockÌ;.A.mcbsp_clks£ fixed-clockÌ;Adpll3_m2_ck@d40£ti,divider-clockt°Üp @ç;Acore_ck£fixed-factor-clocktþ ;&A&dpll1_fck@940£ti,divider-clockt&°Üp @ç;'A'dpll1_ck@904£ti,omap3-dpll-clockt'p  $ @ 4;Adpll1_x2_ck£fixed-factor-clocktþ ;(A(dpll1_x2m2_ck@944£ti,divider-clockt(Üp Dç;<A<cm_96m_fck£fixed-factor-clockt)þ ;*A*omap_96m_fck@d40£ ti,mux-clockt*°p @;EAEdpll4_m3_ck@e40£ti,divider-clockt°Ü p@ç;+A+dpll4_m3x2_mul_ck£fixed-factor-clockt+þ ;,A,dpll4_m3x2_ck@d00£ti,gate-clockt,°p ;-A-omap_54m_fck@d40£ ti,mux-clockt-.°p @;8A8cm_96m_d2_fck£fixed-factor-clockt*þ ;/A/omap_48m_fck@d40£ ti,mux-clockt/.°p @;0A0omap_12m_fck£fixed-factor-clockt0þ ;GAGdpll4_m4_ck@e40£ti,divider-clocktÜ p@ç;1A1dpll4_m4x2_mul_ck£ti,fixed-factor-clockt1)7D;2A2dpll4_m4x2_ck@d00£ti,gate-clockt2°p D;‰A‰dpll4_m5_ck@f40£ti,divider-clocktÜ?p@ç;3A3dpll4_m5x2_mul_ck£ti,fixed-factor-clockt3)7D;4A4dpll4_m5x2_ck@d00£ti,gate-clockt4°p D;jAjdpll4_m6_ck@1140£ti,divider-clockt°Ü?p@ç;5A5dpll4_m6x2_mul_ck£fixed-factor-clockt5þ ;6A6dpll4_m6x2_ck@d00£ti,gate-clockt6°p ;7A7emu_per_alwon_ck£fixed-factor-clockt7þ ;cAcclkout2_src_gate_ck@d70£ ti,composite-no-wait-gate-clockt&°p p;9A9clkout2_src_mux_ck@d70£ti,composite-mux-clockt&*8p p;:A:clkout2_src_ck£ti,composite-clockt9:;;A;sys_clkout2@d70£ti,divider-clockt;°Ü@p pWmpu_ck£fixed-factor-clockt<þ ;=A=arm_fck@924£ti,divider-clockt=p $Üemu_mpu_alwon_ck£fixed-factor-clockt=þ ;dAdl3_ick@a40£ti,divider-clockt&Üp @ç;>A>l4_ick@a40£ti,divider-clockt>°Üp @ç;?A?rm_ick@c40£ti,divider-clockt?°Üp @çgpt10_gate_fck@a00£ti,composite-gate-clockt° p ;AAAgpt10_mux_fck@a40£ti,composite-mux-clockt@°p @;BABgpt10_fck£ti,composite-clocktABgpt11_gate_fck@a00£ti,composite-gate-clockt° p ;CACgpt11_mux_fck@a40£ti,composite-mux-clockt@°p @;DADgpt11_fck£ti,composite-clocktCDcore_96m_fck£fixed-factor-clocktEþ ;Ammchs2_fck@a00£ti,wait-gate-clocktp °;´A´mmchs1_fck@a00£ti,wait-gate-clocktp °;µAµi2c3_fck@a00£ti,wait-gate-clocktp °;¶A¶i2c2_fck@a00£ti,wait-gate-clocktp °;·A·i2c1_fck@a00£ti,wait-gate-clocktp °;¸A¸mcbsp5_gate_fck@a00£ti,composite-gate-clockt° p ;Amcbsp1_gate_fck@a00£ti,composite-gate-clockt° p ; A core_48m_fck£fixed-factor-clockt0þ ;FAFmcspi4_fck@a00£ti,wait-gate-clocktFp °;¹A¹mcspi3_fck@a00£ti,wait-gate-clocktFp °;ºAºmcspi2_fck@a00£ti,wait-gate-clocktFp °;»A»mcspi1_fck@a00£ti,wait-gate-clocktFp °;¼A¼uart2_fck@a00£ti,wait-gate-clocktFp °;½A½uart1_fck@a00£ti,wait-gate-clocktFp ° ;¾A¾core_12m_fck£fixed-factor-clocktGþ ;HAHhdq_fck@a00£ti,wait-gate-clocktHp °;¿A¿core_l3_ick£fixed-factor-clockt>þ ;IAIsdrc_ick@a10£ti,wait-gate-clocktIp °;ŠAŠgpmc_fck£fixed-factor-clocktIþ core_l4_ick£fixed-factor-clockt?þ ;JAJmmchs2_ick@a10£ti,omap3-interface-clocktJp °;ÀAÀmmchs1_ick@a10£ti,omap3-interface-clocktJp °;ÁAÁhdq_ick@a10£ti,omap3-interface-clocktJp °;ÂAÂmcspi4_ick@a10£ti,omap3-interface-clocktJp °;ÃAÃmcspi3_ick@a10£ti,omap3-interface-clocktJp °;ÄAÄmcspi2_ick@a10£ti,omap3-interface-clocktJp °;ÅAÅmcspi1_ick@a10£ti,omap3-interface-clocktJp °;ÆAÆi2c3_ick@a10£ti,omap3-interface-clocktJp °;ÇAÇi2c2_ick@a10£ti,omap3-interface-clocktJp °;ÈAÈi2c1_ick@a10£ti,omap3-interface-clocktJp °;ÉAÉuart2_ick@a10£ti,omap3-interface-clocktJp °;ÊAÊuart1_ick@a10£ti,omap3-interface-clocktJp ° ;ËAËgpt11_ick@a10£ti,omap3-interface-clocktJp ° ;ÌAÌgpt10_ick@a10£ti,omap3-interface-clocktJp ° ;ÍAÍmcbsp5_ick@a10£ti,omap3-interface-clocktJp ° ;ÎAÎmcbsp1_ick@a10£ti,omap3-interface-clocktJp ° ;ÏAÏomapctrl_ick@a10£ti,omap3-interface-clocktJp °;ÐAÐdss_tv_fck@e00£ti,gate-clockt8p°;¯A¯dss_96m_fck@e00£ti,gate-clocktEp°;°A°dss2_alwon_fck@e00£ti,gate-clocktp°;±A±dummy_ck£ fixed-clockÌgpt1_gate_fck@c00£ti,composite-gate-clockt°p ;KAKgpt1_mux_fck@c40£ti,composite-mux-clockt@p @;LALgpt1_fck£ti,composite-clocktKLaes2_ick@a10£ti,omap3-interface-clocktJ°p ;ÑAÑwkup_32k_fck£fixed-factor-clockt@þ ;MAMgpio1_dbck@c00£ti,gate-clocktMp °;¦A¦sha12_ick@a10£ti,omap3-interface-clocktJp °;ÒAÒwdt2_fck@c00£ti,wait-gate-clocktMp °;§A§wdt2_ick@c10£ti,omap3-interface-clocktNp °;¨A¨wdt1_ick@c10£ti,omap3-interface-clocktNp °;©A©gpio1_ick@c10£ti,omap3-interface-clocktNp °;ªAªomap_32ksync_ick@c10£ti,omap3-interface-clocktNp °;«A«gpt12_ick@c10£ti,omap3-interface-clocktNp °;¬A¬gpt1_ick@c10£ti,omap3-interface-clocktNp °;­A­per_96m_fck£fixed-factor-clockt)þ ; A per_48m_fck£fixed-factor-clockt0þ ;OAOuart3_fck@1000£ti,wait-gate-clocktOp° ;ŒAŒgpt2_gate_fck@1000£ti,composite-gate-clockt°p;PAPgpt2_mux_fck@1040£ti,composite-mux-clockt@p@;QAQgpt2_fck£ti,composite-clocktPQgpt3_gate_fck@1000£ti,composite-gate-clockt°p;RARgpt3_mux_fck@1040£ti,composite-mux-clockt@°p@;SASgpt3_fck£ti,composite-clocktRSgpt4_gate_fck@1000£ti,composite-gate-clockt°p;TATgpt4_mux_fck@1040£ti,composite-mux-clockt@°p@;UAUgpt4_fck£ti,composite-clocktTUgpt5_gate_fck@1000£ti,composite-gate-clockt°p;VAVgpt5_mux_fck@1040£ti,composite-mux-clockt@°p@;WAWgpt5_fck£ti,composite-clocktVWgpt6_gate_fck@1000£ti,composite-gate-clockt°p;XAXgpt6_mux_fck@1040£ti,composite-mux-clockt@°p@;YAYgpt6_fck£ti,composite-clocktXYgpt7_gate_fck@1000£ti,composite-gate-clockt°p;ZAZgpt7_mux_fck@1040£ti,composite-mux-clockt@°p@;[A[gpt7_fck£ti,composite-clocktZ[gpt8_gate_fck@1000£ti,composite-gate-clockt° p;\A\gpt8_mux_fck@1040£ti,composite-mux-clockt@°p@;]A]gpt8_fck£ti,composite-clockt\]gpt9_gate_fck@1000£ti,composite-gate-clockt° p;^A^gpt9_mux_fck@1040£ti,composite-mux-clockt@°p@;_A_gpt9_fck£ti,composite-clockt^_per_32k_alwon_fck£fixed-factor-clockt@þ ;`A`gpio6_dbck@1000£ti,gate-clockt`p°;�A�gpio5_dbck@1000£ti,gate-clockt`p°;ŽAŽgpio4_dbck@1000£ti,gate-clockt`p°;�A�gpio3_dbck@1000£ti,gate-clockt`p°;�A�gpio2_dbck@1000£ti,gate-clockt`p° ;‘A‘wdt3_fck@1000£ti,wait-gate-clockt`p° ;’A’per_l4_ick£fixed-factor-clockt?þ ;aAagpio6_ick@1010£ti,omap3-interface-clocktap°;“A“gpio5_ick@1010£ti,omap3-interface-clocktap°;”A”gpio4_ick@1010£ti,omap3-interface-clocktap°;•A•gpio3_ick@1010£ti,omap3-interface-clocktap°;–A–gpio2_ick@1010£ti,omap3-interface-clocktap° ;—A—wdt3_ick@1010£ti,omap3-interface-clocktap° ;˜A˜uart3_ick@1010£ti,omap3-interface-clocktap° ;™A™uart4_ick@1010£ti,omap3-interface-clocktap°;šAšgpt9_ick@1010£ti,omap3-interface-clocktap° ;›A›gpt8_ick@1010£ti,omap3-interface-clocktap° ;œAœgpt7_ick@1010£ti,omap3-interface-clocktap°;�A�gpt6_ick@1010£ti,omap3-interface-clocktap°;žAžgpt5_ick@1010£ti,omap3-interface-clocktap°;ŸAŸgpt4_ick@1010£ti,omap3-interface-clocktap°; A gpt3_ick@1010£ti,omap3-interface-clocktap°;¡A¡gpt2_ick@1010£ti,omap3-interface-clocktap°;¢A¢mcbsp2_ick@1010£ti,omap3-interface-clocktap°;£A£mcbsp3_ick@1010£ti,omap3-interface-clocktap°;¤A¤mcbsp4_ick@1010£ti,omap3-interface-clocktap°;¥A¥mcbsp2_gate_fck@1000£ti,composite-gate-clockt°p; A mcbsp3_gate_fck@1000£ti,composite-gate-clockt°p;Amcbsp4_gate_fck@1000£ti,composite-gate-clockt°p;Aemu_src_mux_ck@1140£ ti,mux-clocktbcdp@;eAeemu_src_ck£ti,clkdm-gate-clockte;fAfpclk_fck@1140£ti,divider-clocktf°Üp@çpclkx2_fck@1140£ti,divider-clocktf°Üp@çatclk_fck@1140£ti,divider-clocktf°Üp@çtraceclk_src_fck@1140£ ti,mux-clocktbcd°p@;gAgtraceclk_fck@1140£ti,divider-clocktg° Üp@çsecure_32k_fck£ fixed-clockÌ€;hAhgpt12_fck£fixed-factor-clockthþ wdt1_fck£fixed-factor-clockthþ security_l4_ick2£fixed-factor-clockt?þ ;iAiaes1_ick@a14£ti,omap3-interface-clockti°p rng_ick@a14£ti,omap3-interface-clocktip °sha11_ick@a14£ti,omap3-interface-clocktip °des1_ick@a14£ti,omap3-interface-clocktip °cam_mclk@f00£ti,gate-clocktj°pDcam_ick@f10£!ti,omap3-no-wait-interface-clockt?p°;ÙAÙcsi2_96m_fck@f00£ti,gate-clocktp°;ÚAÚsecurity_l3_ick£fixed-factor-clockt>þ ;kAkpka_ick@a14£ti,omap3-interface-clocktkp °icr_ick@a10£ti,omap3-interface-clocktJp °des2_ick@a10£ti,omap3-interface-clocktJp °mspro_ick@a10£ti,omap3-interface-clocktJp °mailboxes_ick@a10£ti,omap3-interface-clocktJp °ssi_l4_ick£fixed-factor-clockt?þ ;rArsr1_fck@c00£ti,wait-gate-clocktp °sr2_fck@c00£ti,wait-gate-clocktp °sr_l4_ick£fixed-factor-clockt?þ dpll2_fck@40£ti,divider-clockt&°Üp@ç;lAldpll2_ck@4£ti,omap3-dpll-clocktlp$@4m‡;mAmdpll2_m2_ck@44£ti,divider-clocktmÜpDç;nAniva2_ck@0£ti,wait-gate-clocktnp°;ÛAÛmodem_fck@a00£ti,omap3-interface-clocktp °;ÜAÜsad2d_ick@a10£ti,omap3-interface-clockt>p °;ÝAÝmad2d_ick@a18£ti,omap3-interface-clockt>p °;ÞAÞmspro_fck@a00£ti,wait-gate-clocktp °ssi_ssr_gate_fck_3430es2@a00£ ti,composite-no-wait-gate-clockt°p ;oAossi_ssr_div_fck_3430es2@a40£ti,composite-divider-clockt°p @$›;pApssi_ssr_fck_3430es2£ti,composite-clocktop;qAqssi_sst_fck_3430es2£fixed-factor-clocktqþ ;Ahsotgusb_ick_3430es2@a10£"ti,omap3-hsotgusb-interface-clocktIp °;‹A‹ssi_ick_3430es2@a10£ti,omap3-ssi-interface-clocktrp °;Ausim_gate_fck@c00£ti,composite-gate-clocktE° p ;}A}sys_d2_ck£fixed-factor-clocktþ ;tAtomap_96m_d2_fck£fixed-factor-clocktEþ ;uAuomap_96m_d4_fck£fixed-factor-clocktEþ ;vAvomap_96m_d8_fck£fixed-factor-clocktEþ ;wAwomap_96m_d10_fck£fixed-factor-clocktEþ ;xAxdpll5_m2_d4_ck£fixed-factor-clocktsþ ;yAydpll5_m2_d8_ck£fixed-factor-clocktsþ ;zAzdpll5_m2_d16_ck£fixed-factor-clocktsþ ;{A{dpll5_m2_d20_ck£fixed-factor-clocktsþ ;|A|usim_mux_fck@c40£ti,composite-mux-clock(ttuvwxyz{|°p @ç;~A~usim_fck£ti,composite-clockt}~usim_ick@c10£ti,omap3-interface-clocktNp ° ;®A®dpll5_ck@d04£ti,omap3-dpll-clocktp  $ L 4m;Adpll5_m2_ck@d50£ti,divider-clocktÜp Pç;sAssgx_gate_fck@b00£ti,composite-gate-clockt&°p ;‡A‡core_d3_ck£fixed-factor-clockt&þ ;€A€core_d4_ck£fixed-factor-clockt&þ ;�A�core_d6_ck£fixed-factor-clockt&þ ;‚A‚omap_192m_alwon_fck£fixed-factor-clockt"þ ;ƒAƒcore_d2_ck£fixed-factor-clockt&þ ;„A„sgx_mux_fck@b40£ti,composite-mux-clock t€�‚*ƒ„…†p @;ˆAˆsgx_fck£ti,composite-clockt‡ˆsgx_ick@b10£ti,wait-gate-clockt>p °;ßAßcpefuse_fck@a08£ti,gate-clocktp °;ÓAÓts_fck@a08£ti,gate-clockt@p °;ÔAÔusbtll_fck@a08£ti,wait-gate-clocktsp °;ÕAÕusbtll_ick@a18£ti,omap3-interface-clocktJp °;ÖAÖmmchs3_ick@a10£ti,omap3-interface-clocktJp °;×A×mmchs3_fck@a00£ti,wait-gate-clocktp °;ØAØdss1_alwon_fck_3430es2@e00£ti,dss-gate-clockt‰°pD;²A²dss_ick_3430es2@e10£ti,omap3-dss-interface-clockt?p°;³A³usbhost_120m_fck@1400£ti,gate-clocktsp°;àAàusbhost_48m_fck@1400£ti,dss-gate-clockt0p°;áAáusbhost_ick@1410£ti,omap3-dss-interface-clockt?p°;âAâclockdomainscore_l3_clkdmti,clockdomaintŠ‹dpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtŒ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥emu_clkdmti,clockdomaintfdpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$t¦§¨©ª«¬­®dss_clkdmti,clockdomaint¯°±²³core_l4_clkdmti,clockdomain”t´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרcam_clkdmti,clockdomaintÙÚiva2_clkdmti,clockdomaintÛdpll2_clkdmti,clockdomaintmd2d_clkdmti,clockdomain tÜÝÞdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintßusbhost_clkdmti,clockdomain tàáâcounter@48320000ti,omap-counter32kpH2  ±counter_32kinterrupt-controller@48200000ti,omap3-intcÓÂpH ;Adma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`¦ §² ¿`;Agpio@48310000ti,omap3-gpiopH1¦±gpio1ÌÞîÓÂ; A gpio@49050000ti,omap3-gpiopI¦±gpio2ÞîÓÂ; A gpio@49052000ti,omap3-gpiopI ¦±gpio3ÞîÓÂ;Agpio@49054000ti,omap3-gpiopI@¦ ±gpio4ÞîÓÂgpio@49056000ti,omap3-gpiopI`¦!±gpio5ÞîÓÂgpio@49058000ti,omap3-gpiopI€¦"±gpio6ÞîÓÂ;ÿAÿserial@4806a000ti,omap3-uartpH  úH½12Âtxrx±uart1ÌÜlserial@4806c000ti,omap3-uartpHÀúI½34Âtxrx±uart2ÌÜl#default1ãserial@49020000ti,omap3-uartpIúJän½56Âtxrx±uart3ÌÜl#default1åi2c@48070000 ti,omap3-i2cpH€¦8½Âtxrx+±i2c1#default1æÌ'¬@twl@48pH¦  ti,twl4030ÓÂ#default1çèaudioti,twl4030-audiocodecrtcti,twl4030-rtc¦ bciti,twl4030-bci¦ éwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1s 'À‹ regulator-vdacti,twl4030-vdacsw@‹w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1s:�‹0°;ñAñregulator-vmmc2ti,twl4030-vmmc2s:�‹0°regulator-vusb1v5ti,twl4030-vusb1v5;êAêregulator-vusb1v8ti,twl4030-vusb1v8;ëAëregulator-vusb3v1ti,twl4030-vusb3v1;éAéregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2sw@‹w@regulator-vsimti,twl4030-vsimsw@‹-ÆÀgpioti,twl4030-gpioÞîÓÂtwl4030-usbti,twl4030-usb¦ (ê6ëDéR[;Apwmti,twl4030-pwmfpwmledti,twl4030-pwmledf;Apwrbuttonti,twl4030-pwrbutton¦keypadti,twl4030-keypad¦q�madcti,twl4030-madc¦”i2c@48072000 ti,omap3-i2cpH €¦9½Âtxrx+±i2c2 ¦disabledi2c@48060000 ti,omap3-i2cpH€¦=½Âtxrx+±i2c3#default1ì̆ eeprom@51 atmel,24c01pQ­lis33de@1dst,lis33dest,lis3lv02dp¶íÁîÏáó  ) ;IWfu„“¢±xÀxÏŒÞ&í&üî ¦disabledmailbox@48094000ti,omap3-mailbox±mailboxpH @¦ )dsp ; Fspi@48098000ti,omap2-mcspipH €¦A+±mcspi1Q@½#$%&'()* Âtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH  ¦B+±mcspi2Q ½+,-.Âtx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH €¦[+±mcspi3Q ½Âtx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH  ¦0+±mcspi4Q½FGÂtx0rx01w@480b2000 ti,omap3-1wpH ¦:±hdq1wmmc@4809c000ti,omap3-hsmmcpH À¦S±mmc1_½=>Âtxrxlï#default1ðyñ…mmc@480b4000ti,omap3-hsmmcpH @¦V±mmc2½/0Âtxrx#default1òyó�ôœõ…¬¹mmc@480ad000ti,omap3-hsmmcpH Ц^±mmc3½MNÂtxrx ¦disabledmmu@480bd400Çti,omap2-iommupH Ô€¦±mmu_ispÔ;Ammu@5d000000Çti,omap2-iommup]€¦±mmu_iva ¦disabledwdt@48314000 ti,omap3-wdtpH1@€ ±wd_timer2mcbsp@48074000ti,omap3-mcbsppH@ÿämpu ¦;< îcommontxrxþ€±mcbsp1½ Âtxrxtö{fck ¦disabledmcbsp@49022000ti,omap3-mcbsppI ÿI€ÿ ämpusidetone¦>?îcommontxrxsidetoneþ±mcbsp2mcbsp2_sidetone½!"Âtxrxt÷£{fckick¦okay;Amcbsp@49024000ti,omap3-mcbsppI@ÿI ÿ ämpusidetone¦YZîcommontxrxsidetoneþ€±mcbsp3mcbsp3_sidetone½Âtxrxtø¤{fckick ¦disabledmcbsp@49026000ti,omap3-mcbsppI`ÿämpu ¦67 îcommontxrxþ€±mcbsp4½Âtxrxtù{fck ¦disabledmcbsp@48096000ti,omap3-mcbsppH `ÿämpu ¦QR îcommontxrxþ€±mcbsp5½Âtxrxtú{fck ¦disabledsham@480c3000ti,omap3-sham±shampH 0d¦1½EÂrxsmartreflex@480cb000ti,omap3-smartreflex-core±smartreflex_corepH °¦smartreflex@480c9000ti,omap3-smartreflex-iva±smartreflex_mpu_ivapH �¦timer@48318000ti,omap3430-timerpH1€¦%±timer1 timer@49032000ti,omap3430-timerpI ¦&±timer2timer@49034000ti,omap3430-timerpI@¦'±timer3timer@49036000ti,omap3430-timerpI`¦(±timer4timer@49038000ti,omap3430-timerpI€¦)±timer5timer@4903a000ti,omap3430-timerpI ¦*±timer6timer@4903c000ti,omap3430-timerpIÀ¦+±timer7timer@4903e000ti,omap3430-timerpIà¦,±timer8)timer@49040000ti,omap3430-timerpI¦-±timer9)timer@48086000ti,omap3430-timerpH`¦.±timer10)timer@48088000ti,omap3430-timerpH€¦/±timer11)timer@48304000ti,omap3430-timerpH0@¦_±timer12 6usbhstll@48062000 ti,usbhs-tllpH ¦N ±usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ ±usb_host_hs+» Fehci-phyohci@48064400ti,ohci-omap3pHD ¦Lehci@48064800 ti,ehci-omappHH ¦MQûgpmc@6e000000ti,omap3430-gpmc±gpmcpnЦ½ÂrxtxVb+ÓÂÞî0»0+,;üAünand@0,0ti,omap2-nandtmicron,mt29c4g96maz p ü¦ƒ’¤bch8´ÅÓ,å,÷",,(;6J@YRjR{(�+partition@0¥SPLppartition@80000¥U-Bootppartition@1c0000 ¥Environmentp$partition@280000¥Kernelp(€partition@780000 ¥Filesystemp¨ethernet@gpmcsmsc,lan9221smsc,lan9115«¶ÅÓ*å$÷  È;*Ö,$Y<j6J$äþ�{*/Icýsþ�Ž pÿ ÿ¦ethernet@4,0smsc,lan9221smsc,lan9115«¶ÅÓ*å$÷  È;*Ö,$Y<j6J$äþ�{*/Icýsþ�Ž pÿ ¦usb_otg_hs@480ab000ti,omap3-musbpH °¦\]îmcdma ±usb_otg_hs¤¯· ÀÏQ ×usb2-phyVá2dss@48050000 ti,omap3-dsspH ¦disabled ±dss_coret²{fck+»dispc@48050400ti,omap3-dispcpH¦ ±dss_dispct²{fckencoder@4804fc00 ti,omap3-dsipHüHþ@Hÿ äprotophypll¦ ¦disabled ±dss_dsi1t²± {fcksys_clkencoder@48050800ti,omap3-rfbipH ¦disabled ±dss_rfbit²³{fckickencoder@48050c00ti,omap3-vencpH  ¦disabled ±dss_venct¯{fckssi-controller@48058000 ti,omap3-ssi±ssi¦okpH€H�äsysgdd¦Gîgdd_mpu+» tq {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpH H¨ätxrx ¦CDssi-port@4805b000ti,omap3-ssi-portpH°H¸ätxrx ¦EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%Ø$+ÂÓèÿ#default1pinmux_hsusb2_2_pins0I   " ;Apinmux_w3cbw003c_2_pinsI; A isp@480bc000 ti,omap3-isppH ÀüH Ø|¦ç]lî£ports+bandgap@48002524pH%$ti,omap34xx-bandgapúmemory@0dmemoryppwmleds pwm-ledsovero¥overo:blue:COM w5”  $mmc0soundti,omap-twl4030 :overo Chsusb2_power_regregulator-fixed dhsusb2_vbussLK@‹LK@ Lÿ Qp b;Ahsusb2_phyusb-nop-xceiv uÿ �;ûAûregulator-w3cbw003c-npoweronregulator-fixeddregulator-w3cbw003c-npowerons2Z ‹2Z  L  b;óAóregulator-w3cbw003c-wifi-nreset#default1  regulator-fixed dregulator-w3cbw003c-wifi-nresets2Z ‹2Z  L  Q';õAõregulator-w3cbw003c-bt-nresetregulator-fixeddregulator-w3cbw003c-bt-nresets2Z ‹2Z  Lÿ Q';ôAôlis33-3v3-regregulator-fixeddlis33-3v3-regs2Z ‹2Z ;îAîlis33-1v8-regregulator-fixeddlis33-1v8-regsw@‹w@;íAíregulator-vddvarioregulator-fixed dvddvario Œ;ýAýregulator-vdd33aregulator-fixeddvdd33a Œ;þAþ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on