Ð þíýr8ö(Zõà/isee,omap3-igep0030-rev-gti,omap36xxti,omap3 +*7IGEP COM MODULE Rev. G (TI OMAP AM/DM37x)aliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“à�“às 'ÀO€ 57Èpmu@54000000arm,cortex-a8-pmuxT€®¹debugsssocti,omap-inframpu ti,omap3-mpu¹mpuiva ti,iva2.2¹ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh® +ùl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÃHscm@2000ti,omap3-scmsimple-busx + à pinmux@30 ti,omap3-padconfpinctrl-singlex08+ÊÛðÿ+default9pinmux_uart1_pinsCRLWä]äpinmux_uart3_pinsCnpWæ]æpinmux_mcbsp2_pins C Wù]ùpinmux_mmc1_pins0CWï]ïpinmux_mmc2_pins0C(*,.02Wó]ópinmux_i2c1_pinsCŠŒWç]çpinmux_i2c3_pinsC’”Wí]ípinmux_twl4030_pinsC°AWè]èpinmux_hsusb2_pins0C¤ ¦ ¨ ª ¬ ® W]pinmux_uart2_pins C<>@BWå]åpinmux_lbep5clwmc_pinsC46:Wô]ôpinmux_leds_pinsCŽW]scm_conf@270sysconsimple-busxp0+ Ãp0W]pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°epbias_mmc_omap2430lpbias_mmc_omap2430{w@“-ÆÀWî]îclocks+mcbsp5_mux_fck@68«ti,composite-mux-clock|¸xhW]mcbsp5_fck«ti,composite-clock|Wü]ümcbsp1_mux_fck@4«ti,composite-mux-clock|¸xW ] mcbsp1_fck«ti,composite-clock| W÷]÷mcbsp2_mux_fck@4«ti,composite-mux-clock| ¸xW ] mcbsp2_fck«ti,composite-clock| Wø]ømcbsp3_mux_fck@68«ti,composite-mux-clock| xhW]mcbsp3_fck«ti,composite-clock|Wú]úmcbsp4_mux_fck@68«ti,composite-mux-clock| ¸xhW]mcbsp4_fck«ti,composite-clock|Wû]ûclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ÊÛðÿpinmux_twl4030_vpins CWé]éaes@480c5000 ti,omap3-aes¹aesxH PP®ÅABÊtxrxprm@48306000 ti,omap3-prmxH0`@® clocks+virt_16_8m_ck« fixed-clockÔYW]osc_sys_ck@d40« ti,mux-clock|x @W]sys_ck@1270«ti,divider-clock|¸äxpïW]sys_clkout1@d70«ti,gate-clock|x p¸dpll3_x2_ck«fixed-factor-clock|dpll3_m2x2_ck«fixed-factor-clock|W]dpll4_x2_ck«fixed-factor-clock|corex2_fck«fixed-factor-clock|W]wkup_l4_ick«fixed-factor-clock|WN]Ncorex2_d3_fck«fixed-factor-clock|W…]…corex2_d5_fck«fixed-factor-clock|W†]†clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk« fixed-clockÔomap_32k_fck« fixed-clockÔ€W@]@virt_12m_ck« fixed-clockÔ·W]virt_13m_ck« fixed-clockÔÆ]@W]virt_19200000_ck« fixed-clockÔ$øW]virt_26000000_ck« fixed-clockÔŒº€W]virt_38_4m_ck« fixed-clockÔIðW]dpll4_ck@d00«ti,omap3-dpll-per-j-type-clock|x D 0W]dpll4_m2_ck@d48«ti,divider-clock|ä?x HïW ] dpll4_m2x2_mul_ck«fixed-factor-clock| W!]!dpll4_m2x2_ck@d00«ti,hsdiv-gate-clock|!¸x W"]"omap_96m_alwon_fck«fixed-factor-clock|"W)])dpll3_ck@d00«ti,omap3-dpll-core-clock|x @ 0W]dpll3_m3_ck@1140«ti,divider-clock|¸äx@ïW#]#dpll3_m3x2_mul_ck«fixed-factor-clock|#W$]$dpll3_m3x2_ck@d00«ti,hsdiv-gate-clock|$¸ x W%]%emu_core_alwon_ck«fixed-factor-clock|%Wb]bsys_altclk« fixed-clockÔW.].mcbsp_clks« fixed-clockÔW]dpll3_m2_ck@d40«ti,divider-clock|¸äx @ïW]core_ck«fixed-factor-clock|W&]&dpll1_fck@940«ti,divider-clock|&¸äx @ïW']'dpll1_ck@904«ti,omap3-dpll-clock|'x  $ @ 4W]dpll1_x2_ck«fixed-factor-clock|W(](dpll1_x2m2_ck@944«ti,divider-clock|(äx DïW<]<cm_96m_fck«fixed-factor-clock|)W*]*omap_96m_fck@d40« ti,mux-clock|*¸x @WE]Edpll4_m3_ck@e40«ti,divider-clock|¸ä x@ïW+]+dpll4_m3x2_mul_ck«fixed-factor-clock|+W,],dpll4_m3x2_ck@d00«ti,hsdiv-gate-clock|,¸x W-]-omap_54m_fck@d40« ti,mux-clock|-.¸x @W8]8cm_96m_d2_fck«fixed-factor-clock|*W/]/omap_48m_fck@d40« ti,mux-clock|/.¸x @W0]0omap_12m_fck«fixed-factor-clock|0WG]Gdpll4_m4_ck@e40«ti,divider-clock|ä x@ïW1]1dpll4_m4x2_mul_ck«ti,fixed-factor-clock|11?LW2]2dpll4_m4x2_ck@d00«ti,gate-clock|2¸x LW‰]‰dpll4_m5_ck@f40«ti,divider-clock|ä?x@ïW3]3dpll4_m5x2_mul_ck«ti,fixed-factor-clock|31?LW4]4dpll4_m5x2_ck@d00«ti,hsdiv-gate-clock|4¸x LWj]jdpll4_m6_ck@1140«ti,divider-clock|¸ä?x@ïW5]5dpll4_m6x2_mul_ck«fixed-factor-clock|5W6]6dpll4_m6x2_ck@d00«ti,hsdiv-gate-clock|6¸x W7]7emu_per_alwon_ck«fixed-factor-clock|7Wc]cclkout2_src_gate_ck@d70« ti,composite-no-wait-gate-clock|&¸x pW9]9clkout2_src_mux_ck@d70«ti,composite-mux-clock|&*8x pW:]:clkout2_src_ck«ti,composite-clock|9:W;];sys_clkout2@d70«ti,divider-clock|;¸ä@x p_mpu_ck«fixed-factor-clock|<W=]=arm_fck@924«ti,divider-clock|=x $äemu_mpu_alwon_ck«fixed-factor-clock|=Wd]dl3_ick@a40«ti,divider-clock|&äx @ïW>]>l4_ick@a40«ti,divider-clock|>¸äx @ïW?]?rm_ick@c40«ti,divider-clock|?¸äx @ïgpt10_gate_fck@a00«ti,composite-gate-clock|¸ x WA]Agpt10_mux_fck@a40«ti,composite-mux-clock|@¸x @WB]Bgpt10_fck«ti,composite-clock|ABgpt11_gate_fck@a00«ti,composite-gate-clock|¸ x WC]Cgpt11_mux_fck@a40«ti,composite-mux-clock|@¸x @WD]Dgpt11_fck«ti,composite-clock|CDcore_96m_fck«fixed-factor-clock|EW]mmchs2_fck@a00«ti,wait-gate-clock|x ¸Wµ]µmmchs1_fck@a00«ti,wait-gate-clock|x ¸W¶]¶i2c3_fck@a00«ti,wait-gate-clock|x ¸W·]·i2c2_fck@a00«ti,wait-gate-clock|x ¸W¸]¸i2c1_fck@a00«ti,wait-gate-clock|x ¸W¹]¹mcbsp5_gate_fck@a00«ti,composite-gate-clock|¸ x W]mcbsp1_gate_fck@a00«ti,composite-gate-clock|¸ x W ] core_48m_fck«fixed-factor-clock|0WF]Fmcspi4_fck@a00«ti,wait-gate-clock|Fx ¸Wº]ºmcspi3_fck@a00«ti,wait-gate-clock|Fx ¸W»]»mcspi2_fck@a00«ti,wait-gate-clock|Fx ¸W¼]¼mcspi1_fck@a00«ti,wait-gate-clock|Fx ¸W½]½uart2_fck@a00«ti,wait-gate-clock|Fx ¸W¾]¾uart1_fck@a00«ti,wait-gate-clock|Fx ¸ W¿]¿core_12m_fck«fixed-factor-clock|GWH]Hhdq_fck@a00«ti,wait-gate-clock|Hx ¸WÀ]Àcore_l3_ick«fixed-factor-clock|>WI]Isdrc_ick@a10«ti,wait-gate-clock|Ix ¸WŠ]Šgpmc_fck«fixed-factor-clock|Icore_l4_ick«fixed-factor-clock|?WJ]Jmmchs2_ick@a10«ti,omap3-interface-clock|Jx ¸WÁ]Ámmchs1_ick@a10«ti,omap3-interface-clock|Jx ¸WÂ]Âhdq_ick@a10«ti,omap3-interface-clock|Jx ¸WÃ]Ãmcspi4_ick@a10«ti,omap3-interface-clock|Jx ¸WÄ]Ämcspi3_ick@a10«ti,omap3-interface-clock|Jx ¸WÅ]Åmcspi2_ick@a10«ti,omap3-interface-clock|Jx ¸WÆ]Æmcspi1_ick@a10«ti,omap3-interface-clock|Jx ¸WÇ]Çi2c3_ick@a10«ti,omap3-interface-clock|Jx ¸WÈ]Èi2c2_ick@a10«ti,omap3-interface-clock|Jx ¸WÉ]Éi2c1_ick@a10«ti,omap3-interface-clock|Jx ¸WÊ]Êuart2_ick@a10«ti,omap3-interface-clock|Jx ¸WË]Ëuart1_ick@a10«ti,omap3-interface-clock|Jx ¸ WÌ]Ìgpt11_ick@a10«ti,omap3-interface-clock|Jx ¸ WÍ]Ígpt10_ick@a10«ti,omap3-interface-clock|Jx ¸ WÎ]Îmcbsp5_ick@a10«ti,omap3-interface-clock|Jx ¸ WÏ]Ïmcbsp1_ick@a10«ti,omap3-interface-clock|Jx ¸ WÐ]Ðomapctrl_ick@a10«ti,omap3-interface-clock|Jx ¸WÑ]Ñdss_tv_fck@e00«ti,gate-clock|8x¸W°]°dss_96m_fck@e00«ti,gate-clock|Ex¸W±]±dss2_alwon_fck@e00«ti,gate-clock|x¸W²]²dummy_ck« fixed-clockÔgpt1_gate_fck@c00«ti,composite-gate-clock|¸x WK]Kgpt1_mux_fck@c40«ti,composite-mux-clock|@x @WL]Lgpt1_fck«ti,composite-clock|KLaes2_ick@a10«ti,omap3-interface-clock|J¸x WÒ]Òwkup_32k_fck«fixed-factor-clock|@WM]Mgpio1_dbck@c00«ti,gate-clock|Mx ¸W§]§sha12_ick@a10«ti,omap3-interface-clock|Jx ¸WÓ]Ówdt2_fck@c00«ti,wait-gate-clock|Mx ¸W¨]¨wdt2_ick@c10«ti,omap3-interface-clock|Nx ¸W©]©wdt1_ick@c10«ti,omap3-interface-clock|Nx ¸Wª]ªgpio1_ick@c10«ti,omap3-interface-clock|Nx ¸W«]«omap_32ksync_ick@c10«ti,omap3-interface-clock|Nx ¸W¬]¬gpt12_ick@c10«ti,omap3-interface-clock|Nx ¸W­]­gpt1_ick@c10«ti,omap3-interface-clock|Nx ¸W®]®per_96m_fck«fixed-factor-clock|)W ] per_48m_fck«fixed-factor-clock|0WO]Ouart3_fck@1000«ti,wait-gate-clock|Ox¸ WŒ]Œgpt2_gate_fck@1000«ti,composite-gate-clock|¸xWP]Pgpt2_mux_fck@1040«ti,composite-mux-clock|@x@WQ]Qgpt2_fck«ti,composite-clock|PQgpt3_gate_fck@1000«ti,composite-gate-clock|¸xWR]Rgpt3_mux_fck@1040«ti,composite-mux-clock|@¸x@WS]Sgpt3_fck«ti,composite-clock|RSgpt4_gate_fck@1000«ti,composite-gate-clock|¸xWT]Tgpt4_mux_fck@1040«ti,composite-mux-clock|@¸x@WU]Ugpt4_fck«ti,composite-clock|TUgpt5_gate_fck@1000«ti,composite-gate-clock|¸xWV]Vgpt5_mux_fck@1040«ti,composite-mux-clock|@¸x@WW]Wgpt5_fck«ti,composite-clock|VWgpt6_gate_fck@1000«ti,composite-gate-clock|¸xWX]Xgpt6_mux_fck@1040«ti,composite-mux-clock|@¸x@WY]Ygpt6_fck«ti,composite-clock|XYgpt7_gate_fck@1000«ti,composite-gate-clock|¸xWZ]Zgpt7_mux_fck@1040«ti,composite-mux-clock|@¸x@W[][gpt7_fck«ti,composite-clock|Z[gpt8_gate_fck@1000«ti,composite-gate-clock|¸ xW\]\gpt8_mux_fck@1040«ti,composite-mux-clock|@¸x@W]]]gpt8_fck«ti,composite-clock|\]gpt9_gate_fck@1000«ti,composite-gate-clock|¸ xW^]^gpt9_mux_fck@1040«ti,composite-mux-clock|@¸x@W_]_gpt9_fck«ti,composite-clock|^_per_32k_alwon_fck«fixed-factor-clock|@W`]`gpio6_dbck@1000«ti,gate-clock|`x¸W�]�gpio5_dbck@1000«ti,gate-clock|`x¸WŽ]Žgpio4_dbck@1000«ti,gate-clock|`x¸W�]�gpio3_dbck@1000«ti,gate-clock|`x¸W�]�gpio2_dbck@1000«ti,gate-clock|`x¸ W‘]‘wdt3_fck@1000«ti,wait-gate-clock|`x¸ W’]’per_l4_ick«fixed-factor-clock|?Wa]agpio6_ick@1010«ti,omap3-interface-clock|ax¸W“]“gpio5_ick@1010«ti,omap3-interface-clock|ax¸W”]”gpio4_ick@1010«ti,omap3-interface-clock|ax¸W•]•gpio3_ick@1010«ti,omap3-interface-clock|ax¸W–]–gpio2_ick@1010«ti,omap3-interface-clock|ax¸ W—]—wdt3_ick@1010«ti,omap3-interface-clock|ax¸ W˜]˜uart3_ick@1010«ti,omap3-interface-clock|ax¸ W™]™uart4_ick@1010«ti,omap3-interface-clock|ax¸Wš]šgpt9_ick@1010«ti,omap3-interface-clock|ax¸ W›]›gpt8_ick@1010«ti,omap3-interface-clock|ax¸ Wœ]œgpt7_ick@1010«ti,omap3-interface-clock|ax¸W�]�gpt6_ick@1010«ti,omap3-interface-clock|ax¸Wž]žgpt5_ick@1010«ti,omap3-interface-clock|ax¸WŸ]Ÿgpt4_ick@1010«ti,omap3-interface-clock|ax¸W ] gpt3_ick@1010«ti,omap3-interface-clock|ax¸W¡]¡gpt2_ick@1010«ti,omap3-interface-clock|ax¸W¢]¢mcbsp2_ick@1010«ti,omap3-interface-clock|ax¸W£]£mcbsp3_ick@1010«ti,omap3-interface-clock|ax¸W¤]¤mcbsp4_ick@1010«ti,omap3-interface-clock|ax¸W¥]¥mcbsp2_gate_fck@1000«ti,composite-gate-clock|¸xW ] mcbsp3_gate_fck@1000«ti,composite-gate-clock|¸xW]mcbsp4_gate_fck@1000«ti,composite-gate-clock|¸xW]emu_src_mux_ck@1140« ti,mux-clock|bcdx@We]eemu_src_ck«ti,clkdm-gate-clock|eWf]fpclk_fck@1140«ti,divider-clock|f¸äx@ïpclkx2_fck@1140«ti,divider-clock|f¸äx@ïatclk_fck@1140«ti,divider-clock|f¸äx@ïtraceclk_src_fck@1140« ti,mux-clock|bcd¸x@Wg]gtraceclk_fck@1140«ti,divider-clock|g¸ äx@ïsecure_32k_fck« fixed-clockÔ€Wh]hgpt12_fck«fixed-factor-clock|hwdt1_fck«fixed-factor-clock|hsecurity_l4_ick2«fixed-factor-clock|?Wi]iaes1_ick@a14«ti,omap3-interface-clock|i¸x rng_ick@a14«ti,omap3-interface-clock|ix ¸sha11_ick@a14«ti,omap3-interface-clock|ix ¸des1_ick@a14«ti,omap3-interface-clock|ix ¸cam_mclk@f00«ti,gate-clock|j¸xLcam_ick@f10«!ti,omap3-no-wait-interface-clock|?x¸WÚ]Úcsi2_96m_fck@f00«ti,gate-clock|x¸WÛ]Ûsecurity_l3_ick«fixed-factor-clock|>Wk]kpka_ick@a14«ti,omap3-interface-clock|kx ¸icr_ick@a10«ti,omap3-interface-clock|Jx ¸des2_ick@a10«ti,omap3-interface-clock|Jx ¸mspro_ick@a10«ti,omap3-interface-clock|Jx ¸mailboxes_ick@a10«ti,omap3-interface-clock|Jx ¸ssi_l4_ick«fixed-factor-clock|?Wr]rsr1_fck@c00«ti,wait-gate-clock|x ¸sr2_fck@c00«ti,wait-gate-clock|x ¸sr_l4_ick«fixed-factor-clock|?dpll2_fck@40«ti,divider-clock|&¸äx@ïWl]ldpll2_ck@4«ti,omap3-dpll-clock|lx$@4u‡�Wm]mdpll2_m2_ck@44«ti,divider-clock|mäxDïWn]niva2_ck@0«ti,wait-gate-clock|nx¸WÜ]Ümodem_fck@a00«ti,omap3-interface-clock|x ¸WÝ]Ýsad2d_ick@a10«ti,omap3-interface-clock|>x ¸WÞ]Þmad2d_ick@a18«ti,omap3-interface-clock|>x ¸Wß]ßmspro_fck@a00«ti,wait-gate-clock|x ¸ssi_ssr_gate_fck_3430es2@a00« ti,composite-no-wait-gate-clock|¸x Wo]ossi_ssr_div_fck_3430es2@a40«ti,composite-divider-clock|¸x @$£Wp]pssi_ssr_fck_3430es2«ti,composite-clock|opWq]qssi_sst_fck_3430es2«fixed-factor-clock|qW]hsotgusb_ick_3430es2@a10«"ti,omap3-hsotgusb-interface-clock|Ix ¸W‹]‹ssi_ick_3430es2@a10«ti,omap3-ssi-interface-clock|rx ¸W]usim_gate_fck@c00«ti,composite-gate-clock|E¸ x W}]}sys_d2_ck«fixed-factor-clock|Wt]tomap_96m_d2_fck«fixed-factor-clock|EWu]uomap_96m_d4_fck«fixed-factor-clock|EWv]vomap_96m_d8_fck«fixed-factor-clock|EWw]womap_96m_d10_fck«fixed-factor-clock|E Wx]xdpll5_m2_d4_ck«fixed-factor-clock|sWy]ydpll5_m2_d8_ck«fixed-factor-clock|sWz]zdpll5_m2_d16_ck«fixed-factor-clock|sW{]{dpll5_m2_d20_ck«fixed-factor-clock|sW|]|usim_mux_fck@c40«ti,composite-mux-clock(|tuvwxyz{|¸x @ïW~]~usim_fck«ti,composite-clock|}~usim_ick@c10«ti,omap3-interface-clock|Nx ¸ W¯]¯dpll5_ck@d04«ti,omap3-dpll-clock|x  $ L 4u‡W]dpll5_m2_ck@d50«ti,divider-clock|äx PïWs]ssgx_gate_fck@b00«ti,composite-gate-clock|&¸x W‡]‡core_d3_ck«fixed-factor-clock|&W€]€core_d4_ck«fixed-factor-clock|&W�]�core_d6_ck«fixed-factor-clock|&W‚]‚omap_192m_alwon_fck«fixed-factor-clock|"Wƒ]ƒcore_d2_ck«fixed-factor-clock|&W„]„sgx_mux_fck@b40«ti,composite-mux-clock |€�‚*ƒ„…†x @Wˆ]ˆsgx_fck«ti,composite-clock|‡ˆsgx_ick@b10«ti,wait-gate-clock|>x ¸Wà]àcpefuse_fck@a08«ti,gate-clock|x ¸WÔ]Ôts_fck@a08«ti,gate-clock|@x ¸WÕ]Õusbtll_fck@a08«ti,wait-gate-clock|sx ¸WÖ]Öusbtll_ick@a18«ti,omap3-interface-clock|Jx ¸W×]×mmchs3_ick@a10«ti,omap3-interface-clock|Jx ¸WØ]Ømmchs3_fck@a00«ti,wait-gate-clock|x ¸WÙ]Ùdss1_alwon_fck_3430es2@e00«ti,dss-gate-clock|‰¸xLW³]³dss_ick_3430es2@e10«ti,omap3-dss-interface-clock|?x¸W´]´usbhost_120m_fck@1400«ti,gate-clock|sx¸Wá]áusbhost_48m_fck@1400«ti,dss-gate-clock|0x¸Wâ]âusbhost_ick@1410«ti,omap3-dss-interface-clock|?x¸Wã]ãuart4_fck@1000«ti,wait-gate-clock|Ox¸W¦]¦clockdomainscore_l3_clkdmti,clockdomain|Š‹dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|§¨©ª«¬­®¯dss_clkdmti,clockdomain|°±²³´core_l4_clkdmti,clockdomain”|µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomain|ÚÛiva2_clkdmti,clockdomain|Üdpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |ÝÞßdpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|àusbhost_clkdmti,clockdomain |áâãcounter@48320000ti,omap-counter32kxH2  ¹counter_32kinterrupt-controller@48200000ti,omap3-intcÛÊxH W]dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`® ¯º Ç`W]gpio@48310000ti,omap3-gpioxH1®¹gpio1ÔæöÛÊW]gpio@49050000ti,omap3-gpioxI®¹gpio2æöÛÊW ] gpio@49052000ti,omap3-gpioxI ®¹gpio3æöÛÊgpio@49054000ti,omap3-gpioxI@® ¹gpio4æöÛÊgpio@49056000ti,omap3-gpioxI`®!¹gpio5æöÛÊWö]ögpio@49058000ti,omap3-gpioxI€®"¹gpio6æöÛÊW]serial@4806a000ti,omap3-uartxH  HÅ12Êtxrx¹uart1ÔÜl+default9äserial@4806c000ti,omap3-uartxHÀIÅ34Êtxrx¹uart2ÔÜl+default9åserial@49020000ti,omap3-uartxIJÅ56Êtxrx¹uart3ÔÜl+default9æi2c@48070000 ti,omap3-i2cxH€®8ÅÊtxrx+¹i2c1+default9çÔ'¬@twl@48xH®  ti,twl4030ÛÊ+default9èéaudioti,twl4030-audiocodecrtcti,twl4030-rtc® bciti,twl4030-bci® êwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1{ 'À“ regulator-vdacti,twl4030-vdac{w@“w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1{:�“0°Wð]ðregulator-vmmc2ti,twl4030-vmmc2{:�“0°regulator-vusb1v5ti,twl4030-vusb1v5Wë]ëregulator-vusb1v8ti,twl4030-vusb1v8Wì]ìregulator-vusb3v1ti,twl4030-vusb3v1Wê]êregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2{w@“w@regulator-vsimti,twl4030-vsim{w@“-ÆÀWñ]ñgpioti,twl4030-gpioæöÛÊ$Wò]òtwl4030-usbti,twl4030-usb® 0ë>ìLêZcWÿ]ÿpwmti,twl4030-pwmnpwmledti,twl4030-pwmlednpwrbuttonti,twl4030-pwrbutton®keypadti,twl4030-keypad®y‰madcti,twl4030-madc®œi2c@48072000 ti,omap3-i2cxH €®9ÅÊtxrx+¹i2c2 ®disabledi2c@48060000 ti,omap3-i2cxH€®=ÅÊtxrx+¹i2c3+default9ímailbox@48094000ti,omap3-mailbox¹mailboxxH @®µÁÓdsp å ðspi@48098000ti,omap2-mcspixH €®A+¹mcspi1û@Å#$%&'()* Êtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  ®B+¹mcspi2û Å+,-.Êtx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €®[+¹mcspi3û ÅÊtx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  ®0+¹mcspi4ûÅFGÊtx0rx01w@480b2000 ti,omap3-1wxH ®:¹hdq1wmmc@4809c000ti,omap3-hsmmcxH À®S¹mmc1 Å=>Êtxrxî+default9ï#ð/ñ? Iòmmc@480b4000ti,omap3-hsmmcxH @®V¹mmc2Å/0Êtxrx+default9óô#õ?R+wlcore@2 ti,wl1835x ö®mmc@480ad000ti,omap3-hsmmcxH Ю^¹mmc3ÅMNÊtxrx ®disabledmmu@480bd400`ti,omap2-iommuxH Ô€®¹mmu_ispmW]mmu@5d000000`ti,omap2-iommux]€®¹mmu_iva ®disabledwdt@48314000 ti,omap3-wdtxH1@€ ¹wd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿ}mpu ®;< ‡commontxrx—€¹mcbsp1Å Êtxrx|÷ƒfck ®disabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ }mpusidetone®>?‡commontxrxsidetone—¹mcbsp2mcbsp2_sidetoneÅ!"Êtxrx|ø£ƒfckick®okay+default9ùW]mcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ }mpusidetone®YZ‡commontxrxsidetone—€¹mcbsp3mcbsp3_sidetoneÅÊtxrx|ú¤ƒfckick ®disabledmcbsp@49026000ti,omap3-mcbspxI`ÿ}mpu ®67 ‡commontxrx—€¹mcbsp4ÅÊtxrx|ûƒfck ®disabledmcbsp@48096000ti,omap3-mcbspxH `ÿ}mpu ®QR ‡commontxrx—€¹mcbsp5ÅÊtxrx|üƒfck ®disabledsham@480c3000ti,omap3-sham¹shamxH 0d®1ÅEÊrxsmartreflex@480cb000ti,omap3-smartreflex-core¹smartreflex_corexH °®smartreflex@480c9000ti,omap3-smartreflex-iva¹smartreflex_mpu_ivaxH �®timer@48318000ti,omap3430-timerxH1€®%¹timer1¦timer@49032000ti,omap3430-timerxI ®&¹timer2timer@49034000ti,omap3430-timerxI@®'¹timer3timer@49036000ti,omap3430-timerxI`®(¹timer4timer@49038000ti,omap3430-timerxI€®)¹timer5µtimer@4903a000ti,omap3430-timerxI ®*¹timer6µtimer@4903c000ti,omap3430-timerxIÀ®+¹timer7µtimer@4903e000ti,omap3430-timerxIà®,¹timer8µtimer@49040000ti,omap3430-timerxI®-¹timer9Âtimer@48086000ti,omap3430-timerxH`®.¹timer10Âtimer@48088000ti,omap3430-timerxH€®/¹timer11Âtimer@48304000ti,omap3430-timerxH0@®_¹timer12¦Ïusbhstll@48062000 ti,usbhs-tllxH ®N ¹usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ ¹usb_host_hs+à ßehci-phyohci@48064400ti,ohci-omap3xHD ®Lehci@48064800 ti,ehci-omapxHH ®Mêýgpmc@6e000000ti,omap3430-gpmc¹gpmcxnЮÅÊrxtxïû+ÛÊæöÃ0Wþ]þnand@0,0ti,omap2-nand x þ® micron,mt29c4g96maz+=bch8M^l,~,�Ÿ"²,Å(Ô6ã@òRR(&+partition@0>SPLxpartition@80000>U-Bootxpartition@1c0000 >Environmentx(partition@280000>Kernelx80partition@780000 >Filesystemxh˜usb_otg_hs@480ab000ti,omap3-musbxH °®\]‡mcdma ¹usb_otg_hsDOW `oÿêÿ wusb2-phy^�2dss@48050000 ti,omap3-dssxH ®disabled ¹dss_core|³ƒfck+Ãdispc@48050400ti,omap3-dispcxH® ¹dss_dispc|³ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ }protophypll® ®disabled ¹dss_dsi1|³² ƒfcksys_clkencoder@48050800ti,omap3-rfbixH ®disabled ¹dss_rfbi|³´ƒfckickencoder@48050c00ti,omap3-vencxH  ®disabled ¹dss_venc|°±ƒfcktv_dac_clkssi-controller@48058000 ti,omap3-ssi¹ssi®okxH€H�}sysgdd®G‡gdd_mpu+à |q ƒssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxH H¨}txrx ®CDssi-port@4805b000ti,omap3-ssi-portxH°H¸}txrx ®EFserial@49042000ti,omap3-uartxI ®PÅQRÊtxrx¹uart4ÔÜlregulator-abb-mpu ti,abb-v1 labb_mpu_iva+xH0rðH0h}base-addressint-address‡| ±`ÁsO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-singlexH% \+ÊÛðÿ+default9pinmux_hsusb2_core2_pins0CPRT V X Z W]pinmux_leds_core2_pinsC@W]isp@480bc000 ti,omap3-ispxH ÀüH Ø®ÍeðÔ«ports+bandgap@48002524xH%$ti,omap36xx-bandgapàmemory@80000000lmemoryx€ chosenö/ocp@68000000/serial@49020000soundti,omap-twl4030igep2 regulator-vdd33regulator-fixedlvdd33gpio_leds gpio-leds+default9user0>omap3:red:user0 Lò(offuser1>omap3:green:user1 Lò(offuser2>omap3:red:user1 L(offboot>omap3:green:boot L(onhsusb2_phyusb-nop-xceiv 6 Wý]ýregulator-lbep5clwmc-wlenregulator-fixedlregulator-lbep5clwmc-wlen{2Z “2Z  Bö GWõ]õ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatus#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpiosnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsstdout-pathti,modelti,mcbspregulator-always-ondefault-statereset-gpiosgpioenable-active-high