Ð þí§8ýø(¯ýÀ)isee,omap3-igep0020ti,omap36xxti,omap3 +!7IGEPv2 Rev. C (TI OMAP AM/DM37x)aliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|ƒcpu�“à�“às 'ÀO€ 57Èpmu@54000000arm,cortex-a8-pmuxT€®¹debugsssocti,omap-inframpu ti,omap3-mpu¹mpuiva ti,iva2.2¹ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh® +ùl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÃHscm@2000ti,omap3-scmsimple-busx + à pinmux@30 ti,omap3-padconfpinctrl-singlex08+ÊÛðÿ+default9pinmux_uart1_pinsCRLWå]åpinmux_uart3_pinsCnpWç]çpinmux_mcbsp2_pins C Wü]üpinmux_mmc1_pins0CWð]ðpinmux_mmc2_pins0C(*,.02Wö]öpinmux_i2c1_pinsCŠŒWè]èpinmux_i2c3_pinsC’”Wî]îpinmux_twl4030_pinsC°AWé]épinmux_tfp410_pinsC–W]pinmux_dss_dpi_pinsàC¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚW]pinmux_uart2_pins CDFHJWæ]æpinmux_smsc9221_pinsC¢W]pinmux_lbee1usjyc_pinsC68:W÷]÷scm_conf@270sysconsimple-busxp0+ Ãp0W]pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx°epbias_mmc_omap2430lpbias_mmc_omap2430{w@“-ÆÀWï]ïclocks+mcbsp5_mux_fck@68«ti,composite-mux-clock|¸xhW ] mcbsp5_fck«ti,composite-clock| Wÿ]ÿmcbsp1_mux_fck@4«ti,composite-mux-clock|¸xW ] mcbsp1_fck«ti,composite-clock| Wú]úmcbsp2_mux_fck@4«ti,composite-mux-clock| ¸xW]mcbsp2_fck«ti,composite-clock| Wû]ûmcbsp3_mux_fck@68«ti,composite-mux-clock| xhW]mcbsp3_fck«ti,composite-clock|Wý]ýmcbsp4_mux_fck@68«ti,composite-mux-clock| ¸xhW]mcbsp4_fck«ti,composite-clock|Wþ]þclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ÊÛðÿpinmux_twl4030_vpins CWê]êaes@480c5000 ti,omap3-aes¹aesxH PP®ÅABÊtxrxprm@48306000 ti,omap3-prmxH0`@® clocks+virt_16_8m_ck« fixed-clockÔYW]osc_sys_ck@d40« ti,mux-clock|x @W]sys_ck@1270«ti,divider-clock|¸äxpïW]sys_clkout1@d70«ti,gate-clock|x p¸dpll3_x2_ck«fixed-factor-clock|dpll3_m2x2_ck«fixed-factor-clock|W]dpll4_x2_ck«fixed-factor-clock|corex2_fck«fixed-factor-clock|W ] wkup_l4_ick«fixed-factor-clock|WO]Ocorex2_d3_fck«fixed-factor-clock| W†]†corex2_d5_fck«fixed-factor-clock| W‡]‡clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk« fixed-clockÔomap_32k_fck« fixed-clockÔ€WA]Avirt_12m_ck« fixed-clockÔ·W]virt_13m_ck« fixed-clockÔÆ]@W]virt_19200000_ck« fixed-clockÔ$øW]virt_26000000_ck« fixed-clockÔŒº€W]virt_38_4m_ck« fixed-clockÔIðW]dpll4_ck@d00«ti,omap3-dpll-per-j-type-clock|x D 0W]dpll4_m2_ck@d48«ti,divider-clock|ä?x HïW!]!dpll4_m2x2_mul_ck«fixed-factor-clock|!W"]"dpll4_m2x2_ck@d00«ti,hsdiv-gate-clock|"¸x W#]#omap_96m_alwon_fck«fixed-factor-clock|#W*]*dpll3_ck@d00«ti,omap3-dpll-core-clock|x @ 0W]dpll3_m3_ck@1140«ti,divider-clock|¸äx@ïW$]$dpll3_m3x2_mul_ck«fixed-factor-clock|$W%]%dpll3_m3x2_ck@d00«ti,hsdiv-gate-clock|%¸ x W&]&emu_core_alwon_ck«fixed-factor-clock|&Wc]csys_altclk« fixed-clockÔW/]/mcbsp_clks« fixed-clockÔW]dpll3_m2_ck@d40«ti,divider-clock|¸äx @ïW]core_ck«fixed-factor-clock|W']'dpll1_fck@940«ti,divider-clock|'¸äx @ïW(](dpll1_ck@904«ti,omap3-dpll-clock|(x  $ @ 4W]dpll1_x2_ck«fixed-factor-clock|W)])dpll1_x2m2_ck@944«ti,divider-clock|)äx DïW=]=cm_96m_fck«fixed-factor-clock|*W+]+omap_96m_fck@d40« ti,mux-clock|+¸x @WF]Fdpll4_m3_ck@e40«ti,divider-clock|¸ä x@ïW,],dpll4_m3x2_mul_ck«fixed-factor-clock|,W-]-dpll4_m3x2_ck@d00«ti,hsdiv-gate-clock|-¸x W.].omap_54m_fck@d40« ti,mux-clock|./¸x @W9]9cm_96m_d2_fck«fixed-factor-clock|+W0]0omap_48m_fck@d40« ti,mux-clock|0/¸x @W1]1omap_12m_fck«fixed-factor-clock|1WH]Hdpll4_m4_ck@e40«ti,divider-clock|ä x@ïW2]2dpll4_m4x2_mul_ck«ti,fixed-factor-clock|21?LW3]3dpll4_m4x2_ck@d00«ti,gate-clock|3¸x LWŠ]Šdpll4_m5_ck@f40«ti,divider-clock|ä?x@ïW4]4dpll4_m5x2_mul_ck«ti,fixed-factor-clock|41?LW5]5dpll4_m5x2_ck@d00«ti,hsdiv-gate-clock|5¸x LWk]kdpll4_m6_ck@1140«ti,divider-clock|¸ä?x@ïW6]6dpll4_m6x2_mul_ck«fixed-factor-clock|6W7]7dpll4_m6x2_ck@d00«ti,hsdiv-gate-clock|7¸x W8]8emu_per_alwon_ck«fixed-factor-clock|8Wd]dclkout2_src_gate_ck@d70« ti,composite-no-wait-gate-clock|'¸x pW:]:clkout2_src_mux_ck@d70«ti,composite-mux-clock|'+9x pW;];clkout2_src_ck«ti,composite-clock|:;W<]<sys_clkout2@d70«ti,divider-clock|<¸ä@x p_mpu_ck«fixed-factor-clock|=W>]>arm_fck@924«ti,divider-clock|>x $äemu_mpu_alwon_ck«fixed-factor-clock|>We]el3_ick@a40«ti,divider-clock|'äx @ïW?]?l4_ick@a40«ti,divider-clock|?¸äx @ïW@]@rm_ick@c40«ti,divider-clock|@¸äx @ïgpt10_gate_fck@a00«ti,composite-gate-clock|¸ x WB]Bgpt10_mux_fck@a40«ti,composite-mux-clock|A¸x @WC]Cgpt10_fck«ti,composite-clock|BCgpt11_gate_fck@a00«ti,composite-gate-clock|¸ x WD]Dgpt11_mux_fck@a40«ti,composite-mux-clock|A¸x @WE]Egpt11_fck«ti,composite-clock|DEcore_96m_fck«fixed-factor-clock|FW]mmchs2_fck@a00«ti,wait-gate-clock|x ¸W¶]¶mmchs1_fck@a00«ti,wait-gate-clock|x ¸W·]·i2c3_fck@a00«ti,wait-gate-clock|x ¸W¸]¸i2c2_fck@a00«ti,wait-gate-clock|x ¸W¹]¹i2c1_fck@a00«ti,wait-gate-clock|x ¸Wº]ºmcbsp5_gate_fck@a00«ti,composite-gate-clock|¸ x W]mcbsp1_gate_fck@a00«ti,composite-gate-clock|¸ x W ] core_48m_fck«fixed-factor-clock|1WG]Gmcspi4_fck@a00«ti,wait-gate-clock|Gx ¸W»]»mcspi3_fck@a00«ti,wait-gate-clock|Gx ¸W¼]¼mcspi2_fck@a00«ti,wait-gate-clock|Gx ¸W½]½mcspi1_fck@a00«ti,wait-gate-clock|Gx ¸W¾]¾uart2_fck@a00«ti,wait-gate-clock|Gx ¸W¿]¿uart1_fck@a00«ti,wait-gate-clock|Gx ¸ WÀ]Àcore_12m_fck«fixed-factor-clock|HWI]Ihdq_fck@a00«ti,wait-gate-clock|Ix ¸WÁ]Ácore_l3_ick«fixed-factor-clock|?WJ]Jsdrc_ick@a10«ti,wait-gate-clock|Jx ¸W‹]‹gpmc_fck«fixed-factor-clock|Jcore_l4_ick«fixed-factor-clock|@WK]Kmmchs2_ick@a10«ti,omap3-interface-clock|Kx ¸WÂ]Âmmchs1_ick@a10«ti,omap3-interface-clock|Kx ¸WÃ]Ãhdq_ick@a10«ti,omap3-interface-clock|Kx ¸WÄ]Ämcspi4_ick@a10«ti,omap3-interface-clock|Kx ¸WÅ]Åmcspi3_ick@a10«ti,omap3-interface-clock|Kx ¸WÆ]Æmcspi2_ick@a10«ti,omap3-interface-clock|Kx ¸WÇ]Çmcspi1_ick@a10«ti,omap3-interface-clock|Kx ¸WÈ]Èi2c3_ick@a10«ti,omap3-interface-clock|Kx ¸WÉ]Éi2c2_ick@a10«ti,omap3-interface-clock|Kx ¸WÊ]Êi2c1_ick@a10«ti,omap3-interface-clock|Kx ¸WË]Ëuart2_ick@a10«ti,omap3-interface-clock|Kx ¸WÌ]Ìuart1_ick@a10«ti,omap3-interface-clock|Kx ¸ WÍ]Ígpt11_ick@a10«ti,omap3-interface-clock|Kx ¸ WÎ]Îgpt10_ick@a10«ti,omap3-interface-clock|Kx ¸ WÏ]Ïmcbsp5_ick@a10«ti,omap3-interface-clock|Kx ¸ WÐ]Ðmcbsp1_ick@a10«ti,omap3-interface-clock|Kx ¸ WÑ]Ñomapctrl_ick@a10«ti,omap3-interface-clock|Kx ¸WÒ]Òdss_tv_fck@e00«ti,gate-clock|9x¸W±]±dss_96m_fck@e00«ti,gate-clock|Fx¸W²]²dss2_alwon_fck@e00«ti,gate-clock|x¸W³]³dummy_ck« fixed-clockÔgpt1_gate_fck@c00«ti,composite-gate-clock|¸x WL]Lgpt1_mux_fck@c40«ti,composite-mux-clock|Ax @WM]Mgpt1_fck«ti,composite-clock|LMaes2_ick@a10«ti,omap3-interface-clock|K¸x WÓ]Ówkup_32k_fck«fixed-factor-clock|AWN]Ngpio1_dbck@c00«ti,gate-clock|Nx ¸W¨]¨sha12_ick@a10«ti,omap3-interface-clock|Kx ¸WÔ]Ôwdt2_fck@c00«ti,wait-gate-clock|Nx ¸W©]©wdt2_ick@c10«ti,omap3-interface-clock|Ox ¸Wª]ªwdt1_ick@c10«ti,omap3-interface-clock|Ox ¸W«]«gpio1_ick@c10«ti,omap3-interface-clock|Ox ¸W¬]¬omap_32ksync_ick@c10«ti,omap3-interface-clock|Ox ¸W­]­gpt12_ick@c10«ti,omap3-interface-clock|Ox ¸W®]®gpt1_ick@c10«ti,omap3-interface-clock|Ox ¸W¯]¯per_96m_fck«fixed-factor-clock|*W ] per_48m_fck«fixed-factor-clock|1WP]Puart3_fck@1000«ti,wait-gate-clock|Px¸ W�]�gpt2_gate_fck@1000«ti,composite-gate-clock|¸xWQ]Qgpt2_mux_fck@1040«ti,composite-mux-clock|Ax@WR]Rgpt2_fck«ti,composite-clock|QRgpt3_gate_fck@1000«ti,composite-gate-clock|¸xWS]Sgpt3_mux_fck@1040«ti,composite-mux-clock|A¸x@WT]Tgpt3_fck«ti,composite-clock|STgpt4_gate_fck@1000«ti,composite-gate-clock|¸xWU]Ugpt4_mux_fck@1040«ti,composite-mux-clock|A¸x@WV]Vgpt4_fck«ti,composite-clock|UVgpt5_gate_fck@1000«ti,composite-gate-clock|¸xWW]Wgpt5_mux_fck@1040«ti,composite-mux-clock|A¸x@WX]Xgpt5_fck«ti,composite-clock|WXgpt6_gate_fck@1000«ti,composite-gate-clock|¸xWY]Ygpt6_mux_fck@1040«ti,composite-mux-clock|A¸x@WZ]Zgpt6_fck«ti,composite-clock|YZgpt7_gate_fck@1000«ti,composite-gate-clock|¸xW[][gpt7_mux_fck@1040«ti,composite-mux-clock|A¸x@W\]\gpt7_fck«ti,composite-clock|[\gpt8_gate_fck@1000«ti,composite-gate-clock|¸ xW]]]gpt8_mux_fck@1040«ti,composite-mux-clock|A¸x@W^]^gpt8_fck«ti,composite-clock|]^gpt9_gate_fck@1000«ti,composite-gate-clock|¸ xW_]_gpt9_mux_fck@1040«ti,composite-mux-clock|A¸x@W`]`gpt9_fck«ti,composite-clock|_`per_32k_alwon_fck«fixed-factor-clock|AWa]agpio6_dbck@1000«ti,gate-clock|ax¸WŽ]Žgpio5_dbck@1000«ti,gate-clock|ax¸W�]�gpio4_dbck@1000«ti,gate-clock|ax¸W�]�gpio3_dbck@1000«ti,gate-clock|ax¸W‘]‘gpio2_dbck@1000«ti,gate-clock|ax¸ W’]’wdt3_fck@1000«ti,wait-gate-clock|ax¸ W“]“per_l4_ick«fixed-factor-clock|@Wb]bgpio6_ick@1010«ti,omap3-interface-clock|bx¸W”]”gpio5_ick@1010«ti,omap3-interface-clock|bx¸W•]•gpio4_ick@1010«ti,omap3-interface-clock|bx¸W–]–gpio3_ick@1010«ti,omap3-interface-clock|bx¸W—]—gpio2_ick@1010«ti,omap3-interface-clock|bx¸ W˜]˜wdt3_ick@1010«ti,omap3-interface-clock|bx¸ W™]™uart3_ick@1010«ti,omap3-interface-clock|bx¸ Wš]šuart4_ick@1010«ti,omap3-interface-clock|bx¸W›]›gpt9_ick@1010«ti,omap3-interface-clock|bx¸ Wœ]œgpt8_ick@1010«ti,omap3-interface-clock|bx¸ W�]�gpt7_ick@1010«ti,omap3-interface-clock|bx¸Wž]žgpt6_ick@1010«ti,omap3-interface-clock|bx¸WŸ]Ÿgpt5_ick@1010«ti,omap3-interface-clock|bx¸W ] gpt4_ick@1010«ti,omap3-interface-clock|bx¸W¡]¡gpt3_ick@1010«ti,omap3-interface-clock|bx¸W¢]¢gpt2_ick@1010«ti,omap3-interface-clock|bx¸W£]£mcbsp2_ick@1010«ti,omap3-interface-clock|bx¸W¤]¤mcbsp3_ick@1010«ti,omap3-interface-clock|bx¸W¥]¥mcbsp4_ick@1010«ti,omap3-interface-clock|bx¸W¦]¦mcbsp2_gate_fck@1000«ti,composite-gate-clock|¸xW ] mcbsp3_gate_fck@1000«ti,composite-gate-clock|¸xW]mcbsp4_gate_fck@1000«ti,composite-gate-clock|¸xW]emu_src_mux_ck@1140« ti,mux-clock|cdex@Wf]femu_src_ck«ti,clkdm-gate-clock|fWg]gpclk_fck@1140«ti,divider-clock|g¸äx@ïpclkx2_fck@1140«ti,divider-clock|g¸äx@ïatclk_fck@1140«ti,divider-clock|g¸äx@ïtraceclk_src_fck@1140« ti,mux-clock|cde¸x@Wh]htraceclk_fck@1140«ti,divider-clock|h¸ äx@ïsecure_32k_fck« fixed-clockÔ€Wi]igpt12_fck«fixed-factor-clock|iwdt1_fck«fixed-factor-clock|isecurity_l4_ick2«fixed-factor-clock|@Wj]jaes1_ick@a14«ti,omap3-interface-clock|j¸x rng_ick@a14«ti,omap3-interface-clock|jx ¸sha11_ick@a14«ti,omap3-interface-clock|jx ¸des1_ick@a14«ti,omap3-interface-clock|jx ¸cam_mclk@f00«ti,gate-clock|k¸xLcam_ick@f10«!ti,omap3-no-wait-interface-clock|@x¸WÛ]Ûcsi2_96m_fck@f00«ti,gate-clock|x¸WÜ]Üsecurity_l3_ick«fixed-factor-clock|?Wl]lpka_ick@a14«ti,omap3-interface-clock|lx ¸icr_ick@a10«ti,omap3-interface-clock|Kx ¸des2_ick@a10«ti,omap3-interface-clock|Kx ¸mspro_ick@a10«ti,omap3-interface-clock|Kx ¸mailboxes_ick@a10«ti,omap3-interface-clock|Kx ¸ssi_l4_ick«fixed-factor-clock|@Ws]ssr1_fck@c00«ti,wait-gate-clock|x ¸sr2_fck@c00«ti,wait-gate-clock|x ¸sr_l4_ick«fixed-factor-clock|@dpll2_fck@40«ti,divider-clock|'¸äx@ïWm]mdpll2_ck@4«ti,omap3-dpll-clock|mx$@4u‡�Wn]ndpll2_m2_ck@44«ti,divider-clock|näxDïWo]oiva2_ck@0«ti,wait-gate-clock|ox¸WÝ]Ýmodem_fck@a00«ti,omap3-interface-clock|x ¸WÞ]Þsad2d_ick@a10«ti,omap3-interface-clock|?x ¸Wß]ßmad2d_ick@a18«ti,omap3-interface-clock|?x ¸Wà]àmspro_fck@a00«ti,wait-gate-clock|x ¸ssi_ssr_gate_fck_3430es2@a00« ti,composite-no-wait-gate-clock| ¸x Wp]pssi_ssr_div_fck_3430es2@a40«ti,composite-divider-clock| ¸x @$£Wq]qssi_ssr_fck_3430es2«ti,composite-clock|pqWr]rssi_sst_fck_3430es2«fixed-factor-clock|rW]hsotgusb_ick_3430es2@a10«"ti,omap3-hsotgusb-interface-clock|Jx ¸WŒ]Œssi_ick_3430es2@a10«ti,omap3-ssi-interface-clock|sx ¸W ] usim_gate_fck@c00«ti,composite-gate-clock|F¸ x W~]~sys_d2_ck«fixed-factor-clock|Wu]uomap_96m_d2_fck«fixed-factor-clock|FWv]vomap_96m_d4_fck«fixed-factor-clock|FWw]womap_96m_d8_fck«fixed-factor-clock|FWx]xomap_96m_d10_fck«fixed-factor-clock|F Wy]ydpll5_m2_d4_ck«fixed-factor-clock|tWz]zdpll5_m2_d8_ck«fixed-factor-clock|tW{]{dpll5_m2_d16_ck«fixed-factor-clock|tW|]|dpll5_m2_d20_ck«fixed-factor-clock|tW}]}usim_mux_fck@c40«ti,composite-mux-clock(|uvwxyz{|}¸x @ïW]usim_fck«ti,composite-clock|~usim_ick@c10«ti,omap3-interface-clock|Ox ¸ W°]°dpll5_ck@d04«ti,omap3-dpll-clock|x  $ L 4u‡W€]€dpll5_m2_ck@d50«ti,divider-clock|€äx PïWt]tsgx_gate_fck@b00«ti,composite-gate-clock|'¸x Wˆ]ˆcore_d3_ck«fixed-factor-clock|'W�]�core_d4_ck«fixed-factor-clock|'W‚]‚core_d6_ck«fixed-factor-clock|'Wƒ]ƒomap_192m_alwon_fck«fixed-factor-clock|#W„]„core_d2_ck«fixed-factor-clock|'W…]…sgx_mux_fck@b40«ti,composite-mux-clock |�‚ƒ+„…†‡x @W‰]‰sgx_fck«ti,composite-clock|ˆ‰sgx_ick@b10«ti,wait-gate-clock|?x ¸Wá]ácpefuse_fck@a08«ti,gate-clock|x ¸WÕ]Õts_fck@a08«ti,gate-clock|Ax ¸WÖ]Öusbtll_fck@a08«ti,wait-gate-clock|tx ¸W×]×usbtll_ick@a18«ti,omap3-interface-clock|Kx ¸WØ]Ømmchs3_ick@a10«ti,omap3-interface-clock|Kx ¸WÙ]Ùmmchs3_fck@a00«ti,wait-gate-clock|x ¸WÚ]Údss1_alwon_fck_3430es2@e00«ti,dss-gate-clock|ЏxLW´]´dss_ick_3430es2@e10«ti,omap3-dss-interface-clock|@x¸Wµ]µusbhost_120m_fck@1400«ti,gate-clock|tx¸Wâ]âusbhost_48m_fck@1400«ti,dss-gate-clock|1x¸Wã]ãusbhost_ick@1410«ti,omap3-dss-interface-clock|@x¸Wä]äuart4_fck@1000«ti,wait-gate-clock|Px¸W§]§clockdomainscore_l3_clkdmti,clockdomain|‹Œdpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§emu_clkdmti,clockdomain|gdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|¨©ª«¬­®¯°dss_clkdmti,clockdomain|±²³´µcore_l4_clkdmti,clockdomain”|¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomain|ÛÜiva2_clkdmti,clockdomain|Ýdpll2_clkdmti,clockdomain|nd2d_clkdmti,clockdomain |Þßàdpll5_clkdmti,clockdomain|€sgx_clkdmti,clockdomain|áusbhost_clkdmti,clockdomain |âãäcounter@48320000ti,omap-counter32kxH2  ¹counter_32kinterrupt-controller@48200000ti,omap3-intcÛÊxH W]dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`® ¯º Ç`W]gpio@48310000ti,omap3-gpioxH1®¹gpio1ÔæöÛÊWõ]õgpio@49050000ti,omap3-gpioxI®¹gpio2æöÛÊgpio@49052000ti,omap3-gpioxI ®¹gpio3æöÛÊgpio@49054000ti,omap3-gpioxI@® ¹gpio4æöÛÊgpio@49056000ti,omap3-gpioxI`®!¹gpio5æöÛÊW]gpio@49058000ti,omap3-gpioxI€®"¹gpio6æöÛÊW]serial@4806a000ti,omap3-uartxH  HÅ12Êtxrx¹uart1ÔÜl+default9åserial@4806c000ti,omap3-uartxHÀIÅ34Êtxrx¹uart2ÔÜl+default9æserial@49020000ti,omap3-uartxIJÅ56Êtxrx¹uart3ÔÜl+default9çi2c@48070000 ti,omap3-i2cxH€®8ÅÊtxrx+¹i2c1+default9èÔ'¬@twl@48xH®  ti,twl4030ÛÊ+default9éêaudioti,twl4030-audiocodecrtcti,twl4030-rtc® bciti,twl4030-bci® ëwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1{ 'À“ regulator-vdacti,twl4030-vdac{w@“w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1{:�“0°Wò]òregulator-vmmc2ti,twl4030-vmmc2{:�“0°regulator-vusb1v5ti,twl4030-vusb1v5Wì]ìregulator-vusb1v8ti,twl4030-vusb1v8Wí]íregulator-vusb3v1ti,twl4030-vusb3v1Wë]ëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2{w@“w@ lvdds_dsiregulator-vsimti,twl4030-vsim{w@“-ÆÀWó]ógpioti,twl4030-gpioæöÛÊ$Wô]ôtwl4030-usbti,twl4030-usb® 0ì>íLëZcW]pwmti,twl4030-pwmnpwmledti,twl4030-pwmlednpwrbuttonti,twl4030-pwrbutton®keypadti,twl4030-keypad®y‰madcti,twl4030-madc®œi2c@48072000 ti,omap3-i2cxH €®9ÅÊtxrx+¹i2c2i2c@48060000 ti,omap3-i2cxH€®=ÅÊtxrx+¹i2c3+default9îÔ† W]eeprom@50 ti,eepromxPmailbox@48094000ti,omap3-mailbox¹mailboxxH @®®ºÌdsp Þ éspi@48098000ti,omap2-mcspixH €®A+¹mcspi1ô@Å#$%&'()* Êtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH  ®B+¹mcspi2ô Å+,-.Êtx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH €®[+¹mcspi3ô ÅÊtx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH  ®0+¹mcspi4ôÅFGÊtx0rx01w@480b2000 ti,omap3-1wxH ®:¹hdq1wmmc@4809c000ti,omap3-hsmmcxH À®S¹mmc1Å=>Êtxrxï+default9ðñò(ó8 Bô Kõmmc@480b4000ti,omap3-hsmmcxH @®V¹mmc2Å/0Êtxrx+default9ö÷øTù8_mmc@480ad000ti,omap3-hsmmcxH Ю^¹mmc3ÅMNÊtxrx mdisabledmmu@480bd400tti,omap2-iommuxH Ô€®¹mmu_isp�W ] mmu@5d000000tti,omap2-iommux]€®¹mmu_iva mdisabledwdt@48314000 ti,omap3-wdtxH1@€ ¹wd_timer2mcbsp@48074000ti,omap3-mcbspxH@ÿ‘mpu ®;< ›commontxrx«€¹mcbsp1Å Êtxrx|úƒfck mdisabledmcbsp@49022000ti,omap3-mcbspxI ÿI€ÿ ‘mpusidetone®>?›commontxrxsidetone«¹mcbsp2mcbsp2_sidetoneÅ!"Êtxrx|û¤ƒfckickmokay+default9üW ] mcbsp@49024000ti,omap3-mcbspxI@ÿI ÿ ‘mpusidetone®YZ›commontxrxsidetone«€¹mcbsp3mcbsp3_sidetoneÅÊtxrx|ý¥ƒfckick mdisabledmcbsp@49026000ti,omap3-mcbspxI`ÿ‘mpu ®67 ›commontxrx«€¹mcbsp4ÅÊtxrx|þƒfck mdisabledmcbsp@48096000ti,omap3-mcbspxH `ÿ‘mpu ®QR ›commontxrx«€¹mcbsp5ÅÊtxrx|ÿƒfck mdisabledsham@480c3000ti,omap3-sham¹shamxH 0d®1ÅEÊrxsmartreflex@480cb000ti,omap3-smartreflex-core¹smartreflex_corexH °®smartreflex@480c9000ti,omap3-smartreflex-iva¹smartreflex_mpu_ivaxH �®timer@48318000ti,omap3430-timerxH1€®%¹timer1ºtimer@49032000ti,omap3430-timerxI ®&¹timer2timer@49034000ti,omap3430-timerxI@®'¹timer3timer@49036000ti,omap3430-timerxI`®(¹timer4timer@49038000ti,omap3430-timerxI€®)¹timer5Étimer@4903a000ti,omap3430-timerxI ®*¹timer6Étimer@4903c000ti,omap3430-timerxIÀ®+¹timer7Étimer@4903e000ti,omap3430-timerxIà®,¹timer8ÖÉtimer@49040000ti,omap3430-timerxI®-¹timer9Ötimer@48086000ti,omap3430-timerxH`®.¹timer10Ötimer@48088000ti,omap3430-timerxH€®/¹timer11Ötimer@48304000ti,omap3430-timerxH0@®_¹timer12ºãusbhstll@48062000 ti,usbhs-tllxH ®N ¹usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ ¹usb_host_hs+à óehci-phyohci@48064400ti,ohci-omap3xHD ®Lehci@48064800 ti,ehci-omapxHH ®Mþgpmc@6e000000ti,omap3430-gpmc¹gpmcxnЮÅÊrxtx+ÛÊæö Ã0,W]nand@0,0ti,omap2-nand x ®!micron,mt29c4g96maz0?Qbch8ar€,’,¤³"Æ,Ù(è6÷@RR((:+partition@0RSPLxpartition@80000RU-Bootxpartition@1c0000 REnvironmentx(partition@280000RKernelx80partition@780000 RFilesystemxh˜ethernet@gpmcsmsc,lan9221smsc,lan9115Xcr€*’$¤³ Æ uè*ƒÙ$<6÷$‘«Â:(*Üö .;+default9 xÿ ®usb_otg_hs@480ab000ti,omap3-musbxH °®\]›mcdma ¹usb_otg_hsQ\d m|þ „usb2-phy^Ž2dss@48050000 ti,omap3-dssxHmok ¹dss_core|´ƒfck+Ãdispc@48050400ti,omap3-dispcxH® ¹dss_dispc|´ƒfckencoder@4804fc00 ti,omap3-dsixHüHþ@Hÿ ‘protophypll® mdisabled ¹dss_dsi1|´³ ƒfcksys_clkencoder@48050800ti,omap3-rfbixH mdisabled ¹dss_rfbi|´µƒfckickencoder@48050c00ti,omap3-vencxH  mdisabled ¹dss_venc|±²ƒfcktv_dac_clkportendpoint”¤W]ssi-controller@48058000 ti,omap3-ssi¹ssimokxH€H�‘sysgdd®G›gdd_mpu+à |r  ƒssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxH H¨‘txrx ®CDssi-port@4805b000ti,omap3-ssi-portxH°H¸‘txrx ®EFserial@49042000ti,omap3-uartxI ®PÅQRÊtxrx¹uart4ÔÜlregulator-abb-mpu ti,abb-v1 labb_mpu_iva+xH0rðH0h‘base-addressint-address¯|ÈÙ`ésO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-singlexH% \+ÊÛðÿ+default9 pinmux_hsusbb1_pins`C:8L N < > @ B D F H J W ] pinmux_leds_pinsCTVXW ] pinmux_mmc1_cd_pinsCZWñ]ñisp@480bc000 ti,omap3-ispxH ÀüH Ø®õ eðü«ports+bandgap@48002524xH%$ti,omap36xx-bandgapmemory@80000000lmemoryx€ chosen/ocp@68000000/serial@49020000soundti,omap-twl4030*igep23 regulator-vdd33regulator-fixedlvdd33<regulator-vddvarioregulator-fixed lvddvario<W]regulator-vdd33aregulator-fixedlvdd33a<W]leds+default9  gpio-ledsbootRomap3:green:boot EõPonuser0Romap3:red:user0 EõPoffuser1Romap3:red:user1 EõPoffuser2Romap3:green:user1 Eôhsusb1_power_regregulator-fixed lhsusb1_vbus{2Z “2Z  ^ôcpW]hsusb1_phyusb-nop-xceiv tõ€W]encoder ti,tfp410 ‹ ports+port@0xendpoint”W]port@1xendpoint”W]connectordvi-connectorRdvi›£portendpoint”W]fixedregulator-mmcsdioregulator-fixedlvmmcsdio_fixed{2Z “2Z Wø]ømmc2_pwrseqmmc-pwrseq-simplet  Wù]ù compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpioswp-gpiosmmc-pwrseqnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsstdout-pathti,modelti,mcbspregulator-always-ondefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus