Ð þí‡8€((íð%aristainetos i.MX6 Dual Lite Board 7 !fsl,imx6dlchosenaliases),/soc/aips-bus@02100000/ethernet@02188000(6/soc/aips-bus@02000000/flexcan@02090000(;/soc/aips-bus@02000000/flexcan@02094000%@/soc/aips-bus@02000000/gpio@0209c000%F/soc/aips-bus@02000000/gpio@020a0000%L/soc/aips-bus@02000000/gpio@020a4000%R/soc/aips-bus@02000000/gpio@020a8000%X/soc/aips-bus@02000000/gpio@020ac000%^/soc/aips-bus@02000000/gpio@020b0000%d/soc/aips-bus@02000000/gpio@020b4000$j/soc/aips-bus@02100000/i2c@021a0000$o/soc/aips-bus@02100000/i2c@021a4000$t/soc/aips-bus@02100000/i2c@021a8000y/soc/ipu@02400000&~/soc/aips-bus@02100000/usdhc@02190000&ƒ/soc/aips-bus@02100000/usdhc@02194000&ˆ/soc/aips-bus@02100000/usdhc@02198000&�/soc/aips-bus@02100000/usdhc@0219c0009’/soc/aips-bus@02000000/spba-bus@02000000/serial@02020000'š/soc/aips-bus@02100000/serial@021e8000'¢/soc/aips-bus@02100000/serial@021ec000'ª/soc/aips-bus@02100000/serial@021f0000'²/soc/aips-bus@02100000/serial@021f40008º/soc/aips-bus@02000000/spba-bus@02000000/ecspi@020080008¿/soc/aips-bus@02000000/spba-bus@02000000/ecspi@0200c0008Ä/soc/aips-bus@02000000/spba-bus@02000000/ecspi@020100008É/soc/aips-bus@02000000/spba-bus@02000000/ecspi@02014000'Î/soc/aips-bus@02000000/usbphy@020c9000'Ö/soc/aips-bus@02000000/usbphy@020ca000$Þ/soc/aips-bus@02100000/i2c@021f8000memoryãmemoryï@clocksckil!fsl,imx-ckilfixed-clockó€ckih1!fsl,imx-ckih1fixed-clockóosc!fsl,imx-oscfixed-clockón6soc !simple-bus!dma-apbh@00110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhï 0(    3gpmi0gpmi1gpmi2gpmi3CN[jbhgpmi-nand@00112000!fsl,imx6q-gpmi-nandï @ pgpmi-nandbch (3bch([˜™—–•0zgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bch†‹rx-tx•okayœdefaultªhdmi@0120000ï� (s´[{| ziahbisfr •disabled!fsl,imx6dl-hdmiport@0ïendpoint¸b0h0port@1ïendpoint¸b4h4gpu@00130000 !vivante,gcï@ ( [zJzbuscoreshaderÈb@h@gpu@00134000 !vivante,gcï@@ ( [y zbuscoreÈb?h?timer@00a00600!arm,cortex-a9-twd-timerï   ( [interrupt-controller@00a01000!arm,cortex-a9-gicÖçï  bhl2-cache@00a02000!arm,pl310-cacheï   (\ü   &7b:h:pcie@0x01000000!fsl,imx6q-pciesnps,dw-pcieïÿÀ@ð pdbiconfigãpci0!�ø‚ðK (x3msiÖU€h{zyx[�νzpciepcie_buspcie_phy•okaypmu!arm,cortex-a9-pmu (^aips-bus@02000000!fsl,aips-bussimple-busï!spba-bus@02000000!fsl,spba-bussimple-busï!spdif@02004000!fsl,imx35-spdifï@@ (4 †  ‹rxtxP[ôÅkv>œ:zcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba •disabledecspi@02008000 !fsl,imx6q-ecspifsl,imx51-ecspiï€@ ([ppzipgper †  ‹rxtx •disabledecspi@0200c000 !fsl,imx6q-ecspifsl,imx51-ecspiïÀ@ ( [qqzipgper †  ‹rxtx •disabledecspi@02010000 !fsl,imx6q-ecspifsl,imx51-ecspiï@ (![rrzipgper †  ‹rxtx •disabledecspi@02014000 !fsl,imx6q-ecspifsl,imx51-ecspiï@@ ("[sszipgper †  ‹rxtx•okayv Ž œdefaultª m25p80@0 !micron,n25q128a11jedec,spi-nor—1-ïserial@02020000!fsl,imx6q-uartfsl,imx21-uartï@ ([ ¡zipgper †  ‹rxtx •disabledesai@02024000©!fsl,imx35-esaiï@@ (3([ÐÑvМzcorememextalfsysspba †  ‹rxtx •disabledssi@02028000©!fsl,imx6q-ssifsl,imx51-ssiï€@ (.[²� zipgbaud † % &‹rxtxº •disabledssi@0202c000©!fsl,imx6q-ssifsl,imx51-ssiïÀ@ (/[³ž zipgbaud † ) *‹rxtxº •disabledssi@02030000©!fsl,imx6q-ssifsl,imx51-ssiï@ (0[´Ÿ zipgbaud † - .‹rxtxº •disabledasrc@02034000!fsl,imx53-asrcï@@ (2˜[ÒÓkœ�zmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`†      ‹rxarxbrxctxatxbtxcÉ»€×•okayspba@0203c000ïÀ@vpu@02040000!fsl,imx6dl-vpucnm,coda960ïÀ(  3bitjpeg[¨ŒzperahbÈæ í aipstz@0207c000ïÀ@pwm@02080000ò!fsl,imx6q-pwmfsl,imx27-pwmï@ (S[>‘zipgper •disabledpwm@02084000ò!fsl,imx6q-pwmfsl,imx27-pwmï@@ (T[>’zipgper •disabledpwm@02088000ò!fsl,imx6q-pwmfsl,imx27-pwmï€@ (U[>“zipgper•okaybChCpwm@0208c000ò!fsl,imx6q-pwmfsl,imx27-pwmïÀ@ (V[>”zipgper •disabledflexcan@02090000!fsl,imx6q-flexcanï @ (n[lmzipgper•okayœdefaultªflexcan@02094000!fsl,imx6q-flexcanï @@ (o[nozipgper•okayœdefaultªgpt@02098000!fsl,imx6dl-gptï €@ (7[wxízipgperosc_pergpio@0209c000!fsl,imx6q-gpiofsl,imx35-gpioï À@(BCý çÖ@ƒ‰ ½  ÁÀ¿¹¸»·¼{y~€‚�zgpio@020a0000!fsl,imx6q-gpiofsl,imx35-gpioï @(DEý çÖСÐJIHGFEDOvuqgpio@020a4000!fsl,imx6q-gpiofsl,imx35-gpioï @@(FGý çÖ@ai cQb h gpio@020a8000!fsl,imx6q-gpiofsl,imx35-gpioï €@(HIý çÖðˆ‘–’ — “ — ” ™•š'8=.b$h$gpio@020ac000!fsl,imx6q-gpiofsl,imx35-gpioï À@(JKý çÖ°xML/ 9%$#&gpio@020b0000!fsl,imx6q-gpiofsl,imx35-gpioï @(LMý çÖ Kœ› ª © �žÌ˶±¯«µ¬°Ngpio@020b4000!fsl,imx6q-gpiofsl,imx35-gpioï @@(NOý çÖ�ÊÉÄÃÅÍ Ï Î …kpp@020b8000!fsl,imx6q-kppfsl,imx21-kppï €@ (R[> •disabledwdog@020bc000!fsl,imx6q-wdtfsl,imx21-wdtï À@ (P[wdog@020c0000!fsl,imx6q-wdtfsl,imx21-wdtï @ (Q[ •disabledccm@020c4000!fsl,imx6q-ccmï @@(WXóbhanatop@020c8000#!fsl,imx6q-anatopsysconsimple-busï €$(16bhregulator-1p1!fsl,anatop-regulator%vdd1p14 5LûdxŠŸ´Ç 5Úûregulator-3p0!fsl,anatop-regulator%vdd3p04*¹€L0°dx ŠŸ´Ç( èÚ3á@regulator-2p5!fsl,anatop-regulator%vdd2p54„€L)ö0dx0ŠŸ´Ç„€Ú)ö0regulator-vddcore!fsl,anatop-regulator%vddarm4 L dx@ŠŸíp´Ç Ú b;h;regulator-vddpu!fsl,anatop-regulator%vddpu4 L 3–x@Š Ÿíp´Ç Ú bhregulator-vddsoc!fsl,anatop-regulator%vddsoc4 L dx@ŠŸíp´Ç Ú b<h<tempmon!fsl,imx6q-tempmon (1O[[¬usbphy@020c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyï � (,[¶lbhusbphy@020ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyï   (-[·lbhsnvs@020cc000#!fsl,sec-v4.0-monsysconsimple-mfdï À@bhsnvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpwƒ4(snvs-poweroff!syscon-poweroffwƒ8c` •disabledepit@020d0000ï @ (8epit@020d4000ï @@ (9src@020d8000!fsl,imx6q-srcfsl,imx51-srcï €@([`~b h gpc@020dc000!fsl,imx6q-gpcï À@çÖ(YZ‹0[zJy�¨•bhiomuxc-gpr@020e0000!fsl,imx6q-iomuxc-gprsysconï8bhiomuxc@020e0000!fsl,imx6dl-iomuxcï@œdefaultªbhimx6qdl-aristainetosaristainetos-usbh1-vbus©€P0°bAhAaristainetos-usbotg-vbus©hP0°bBhBaudmuxgrp`©€”°°tˆ°°xŒ°°|�°°b)h)backlightgrpH©@°°D,°°$ô°°bDhDecspi2grp`©Ø¨ø±< ô±@ü±d4±ecspi4grpx©X(±\,±tD±T$±\D°°b h enetgrpð©ä @°¨ì¼°°è¸°°Ô°°Ø°°Ð°°ôݰøÈ°°ṵ̈°ä´(°°b!h!flexcan1grp0©`HȰ°L4°°bhflexcan2grp0©ü°°Ì°°bhgpiogrp©H0°°L4°°P8°°T<°°(ø°°,ü°°0°°4°°8°°< °°D,°°bhgpminandgrp˜©pX°±lT°±¨�°±¤Œ°t\°±x`°±<$°±8 °±„l°±ˆp°±Œt°±�x°±”|°±˜€°±œ„°± ˆ°±@(±bhhoggrp©xHbhi2c1grp0©„˜l@¸±ˆœh@¸±b&h&i2c2grp0©P8p@¸±dLt@¸±b'h'i2c3grp0©Hx@¸±L|@¸±b(h(ipudisp1grp¸©œ° ´¤¸¨¼¬À°Ä´Èàôôø ü  ¸Ì¼ÐÀÔÄØÈÜÌàÐäÔèØìÜðäøèüìðb8h8uart2grp0©l<°±p@ °±b,h,uart4grp`©Th°±Xl °±dx °±h|°±b-h-uart5grp0©\p°±`t °±b.h.usbotggrp©à�pYbhusdhc1grp¨©àÈpYÜÄ (YäÌpYèÐpYìÔpYðØpYX@°°b"h"usdhc2grp¨©øàpYôÜ 0YüäpYèpYìpYðpYH0°°b%h%ldb@020e0008!fsl,imx6q-ldbfsl,imx53-ldb´ •disabled0[!"'(‡ˆ(zdi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0ï •disabledport@0ïendpoint¸b2h2port@1ïendpoint¸b6h6lvds-channel@1ï •disabledport@0ïendpoint¸b3h3port@1ïendpoint¸b7h7dcic@020e4000ï@@ (|dcic@020e8000ï€@ (}sdma@020ec000!fsl,imx6q-sdmafsl,imx35-sdmaïÀ@ ([››zipgahbC²imx/sdma/sdma-imx6q.binb h pxp@020f0000ï@ (bepdc@020f4000ï@@ (alcdif@020f8000ï€@ ('aips-bus@02100000!fsl,aips-bussimple-busï!caam@2100000 !fsl,sec-v4.0Ëï ! [ñòóÄzmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringï (ijr1@2000!fsl,sec-v4.0-job-ringï  (jaipstz@0217c000ïÀ@usb@02184000!fsl,imx6q-usbfsl,imx27-usbï@ (+[¢×âîÿ•okay'œdefaultª3Hhostusb@02184200!fsl,imx6q-usbfsl,imx27-usbïB (([¢×âHhostîÿ•okay' usb@02184400!fsl,imx6q-usbfsl,imx27-usbïD ()[¢âHhostîÿ •disabledusb@02184600!fsl,imx6q-usbfsl,imx27-usbïF (*[¢âHhostîÿ •disabledusbmisc@02184800P!fsl,imx6q-usbmiscïH[¢bhethernet@02188000!fsl,imx6q-fecï€@ ]vw[uu¾ zipgahbptp•okayœdefaultª!qrmii z mlb@0218c000ïÀ@$(5u~usdhc@02190000!fsl,imx6q-usdhcï@ ([£££ zipgahbperŠ•okayœdefaultª"”#  $usdhc@02194000!fsl,imx6q-usdhcï@@ ([¤¤¤ zipgahbperŠ•okayœdefaultª%”#  $usdhc@02198000!fsl,imx6q-usdhcï€@ ([¥¥¥ zipgahbperŠ •disabledusdhc@0219c000!fsl,imx6q-usdhcïÀ@ ([¦¦¦ zipgahbperŠ •disabledi2c@021a0000!fsl,imx6q-i2cfsl,imx21-i2cï@ ($[}•okay† œdefaultª&tmp103@71 !ti,tmp103ïqi2c@021a4000!fsl,imx6q-i2cfsl,imx21-i2cï@@ (%[~•okay† œdefaultª'i2c@021a8000!fsl,imx6q-i2cfsl,imx21-i2cï€@ (&[•okay† œdefaultª(rtc@68!dallas,m41t00ïhromcp@021ac000ïÀ@mmdc@021b0000!fsl,imx6q-mmdcï@mmdc@021b4000ï@@weim@021b8000!fsl,imx6q-weimï€@ ([Äocotp@021bc000!fsl,imx6q-ocotpsysconïÀ@[€bhtzasc@021d0000ï@ (ltzasc@021d4000ï@@ (maudmux@021d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxï€@•okayœdefaultª)mipi@021dc000ïÀ@mipi@021e0000ï@ •disabledportsport@0ïendpoint¸*b1h1port@1ïendpoint¸+b5h5vdoa@021e4000ï@@ (serial@021e8000!fsl,imx6q-uartfsl,imx21-uartï€@ ([ ¡zipgper †  ‹rxtx•okayœdefaultª,serial@021ec000!fsl,imx6q-uartfsl,imx21-uartïÀ@ ([ ¡zipgper †  ‹rxtx •disabledserial@021f0000!fsl,imx6q-uartfsl,imx21-uartï@ ([ ¡zipgper †  ‹rxtx•okayœdefaultª-©serial@021f4000!fsl,imx6q-uartfsl,imx21-uartï@@ ([ ¡zipgper † ! "‹rxtx•okayœdefaultª.©i2c@021f8000!fsl,imx6q-i2cfsl,imx21-i2cï€@ (#[t •disabledipu@02400000!fsl,imx6q-ipuï@@([‚ƒ„ zbusdi0di1æ port@0ïport@1ïport@2ïb=h=disp0-endpoint¸/b9h9hdmi-endpoint¸0bhmipi-endpoint¸1b*h*lvds0-endpoint¸2bhlvds1-endpoint¸3bhport@3ïb>h>disp1-endpointhdmi-endpoint¸4bhmipi-endpoint¸5b+h+lvds0-endpoint¸6bhlvds1-endpoint¸7bhsram@00900000 !mmio-sramï�[Žb h display@di0!fsl,imx-parallel-display¹rgb24œdefaultª8•okaydisplay-timings800x480p60ËûK0× ßàçXôXP  #-portendpoint¸9b/h/cpuscpu@0!arm,cortex-a9ãcpuï::K2 Ð ÀíØ àŒ0\2 íØ ÀíØ àíØuîl([hª)zarmpll2_pfd2_396msteppll1_swpll1_sysƒ;‹Ž<cpu@1!arm,cortex-a9ãcpuï::display-subsystem!fsl,imx-display-subsystem™=>gpu-subsystem!fsl,imx-gpu-subsystemŸ?@regulators !simple-busregulator@0!regulator-fixed%2P5V4&% L&% dregulator@1!regulator-fixed%3P3V42Z L2Z db#h#regulator@2!regulator-fixed¥ ¸ œdefaultªA %usb_h1_vbus4LK@LLK@b h regulator@3!regulator-fixed¥ ¸$œdefaultªB %usb_otg_vbus4LK@LLK@bhbacklight!pwm-backlight ½C ¸  @€ÿÔœdefaultªD #address-cells#size-cellsmodelcompatibleethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1i2c3device_typereg#clock-cellsclock-frequencyinterrupt-parentrangesinterruptsinterrupt-names#dma-cellsdma-channelsclockslinux,phandlereg-namesclock-namesdmasdma-namesstatuspinctrl-namespinctrl-0gprremote-endpointpower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridenum-lanesinterrupt-map-maskinterrupt-mapfsl,spi-num-chipselectscs-gpiosspi-max-frequency#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonfsl,tempmon-datafsl,anatopregmap#reset-cellspu-supply#power-domain-cellsfsl,pinsfsl,sdma-ram-script-namefsl,sec-erafsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellsinterrupts-extendedphy-modephy-reset-gpiosbus-widthvmmc-supplycd-gpiosuart-has-rtsctsinterface-pix-fmtnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenvsync-activenext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplysoc-supplyportscoresenable-active-highgpiopwmsbrightness-levelsdefault-brightness-level