Ð þí8F84œ(ª4d$Marvell Armada 385 Reference DesignF!marvell,a385-rdmarvell,armada388marvell,armada385marvell,armada380chosen,serial0:115200n8aliases8/soc/internal-regs/gpio@18100>/soc/internal-regs/gpio@18140 D/soc/internal-regs/serial@12000 L/soc/internal-regs/serial@12100memoryTmemory`pmu!arm,cortex-a9-pmudsoc"!marvell,armada380-mbussimple-busxƒ”à¦è@·ðñÿð ñ ñbootrom!marvell,bootrom ` devbus-bootcs!marvell,mvebu-devbus `ð·/ÿÿÿÿ¾ Ådisableddevbus-cs0!marvell,mvebu-devbus `ð·>ÿÿÿÿ¾ Ådisableddevbus-cs1!marvell,mvebu-devbus `ð·=ÿÿÿÿ¾ Ådisableddevbus-cs2!marvell,mvebu-devbus `ð·;ÿÿÿÿ¾ Ådisableddevbus-cs3!marvell,mvebu-devbus `ð ·7ÿÿÿÿ¾ Ådisabledinternal-regs !simple-bus·ðcache-controller@8000!arm,pl310-cache`€ÌÚæÿ,scu@c000!arm,cortex-a9-scu`ÀXtimer@c600!arm,cortex-a9-twd-timer`Æ  : ¾interrupt-controller@d000!arm,cortex-a9-gicEV`ÐÁkqi2c@11000!marvell,mv64xxx-i2c`  :yè¾Åokay„† i2c@11100!marvell,mv64xxx-i2c`  :yè¾ Ådisabledserial@12000!snps,dw-apb-uart` ” : ž¾Åokayserial@12100!snps,dw-apb-uart`!” : ž¾ Ådisabledpinctrl@18000`€ !marvell,mv88f6828-pinctrlge-rgmii-pins-0D«mpp6mpp7mpp8mpp9mpp10mpp11mpp12mpp13mpp14mpp15mpp16mpp17¸ge0ge-rgmii-pins-1H«mpp21mpp27mpp28mpp29mpp30mpp31mpp32mpp37mpp38mpp39mpp40mpp41¸ge1i2c-pins-0 «mpp2mpp3¸i2c0mdio-pins «mpp4mpp5¸geref-clk-pins-0«mpp45¸refref-clk-pins-1«mpp46¸refspi-pins-0«mpp22mpp23mpp24mpp25¸spi0spi-pins-1«mpp56mpp57mpp58mpp59¸spi1nand-pinsN«mpp22mpp34mpp23mpp33mpp38mpp28mpp40mpp42mpp35mpp36mpp25mpp30mpp32¸devuart-pins-0 «mpp0mpp1¸ua0uart-pins-1 «mpp19mpp20¸ua1sdhci-pins<«mpp48mpp49mpp50mpp52mpp53mpp54mpp55mpp57mpp58mpp59¸sd0kqsata-pins-0«mpp20¸sata0sata-pins-1«mpp19¸sata1sata-pins-2«mpp47¸sata2sata-pins-3«mpp44¸sata3gpio@18100!marvell,orion-gpio`�@É ÐàVE0:5678gpio@18140!marvell,orion-gpio`�@@ÉÐàVE0::;<=system-controller@18200M!marvell,armada-380-system-controllermarvell,armada-370-xp-system-controller`‚clock-gating-control@18220 !marvell,armada-380-gating-clock`‚ ¾ìkqmvebu-sar@18600!marvell,armada-380-core-clock`†ìkqmbus-controller@20000!marvell,mbus-controller`€ kqinterrupt-controller@20a00 !marvell,mpic` ÐpXEVù :kqtimer@203001!marvell,armada-380-timermarvell,armada-xp-timer`0@0Pd    ¾ nbclkfixedwatchdog@20300!marvell,armada-380-wdt`4‚` ¾ nbclkfixedcpurst@20800!marvell,armada-370-cpu-reset`mpcore-soc-ctrl@20d20#!marvell,armada-380-mpcore-soc-ctrl` lcoherency-fabric@21010$!marvell,armada-380-coherency-fabric`pmsu@22000!marvell,armada-380-pmsu` ethernet@70000!marvell,armada-370-neta`@d¾&HÅokay" &rgmii-idethernet@30000!marvell,armada-370-neta`@d ¾Åokay" &rgmii-idethernet@34000!marvell,armada-370-neta`@@d ¾ Ådisabledusb@58000!marvell,orion-ehci`€ :¾ Ådisabledxor@60800)!marvell,armada-380-xormarvell,orion-xor` ¾Åokayxor00 :/=xor01 :/=Hxor@60900)!marvell,armada-380-xormarvell,orion-xor`  ¾Åokayxor10 :A/=xor11 :B/=Hmdio@72004!marvell,orion-mdio` ¾ethernet-phy@0`kqethernet-phy@1`kqcrypto@90000!marvell,armada-38x-crypto` Vregs: ¾cesa0cesa1cesaz0cesaz1` urtc@a3800!marvell,armada-380-rtc` 8 „   Vrtcrtc-soc :sata@a8000!marvell,armada-380-ahci` €  :¾ Ådisabledbm@c8000!marvell,armada-380-neta-bm` €¬¾ Ž  Ådisabledsata@e0000!marvell,armada-380-ahci`  :¾ Ådisabledclock@e4250!!marvell,armada-380-corediv-clock`BP ì¾ ›nandk q thermal@e8078!marvell,armada380-thermal`@x@tÅokayflash@d0000!marvell,armada370-nand` T :T¾  Ådisabledsdhci@d8000!marvell,armada-380-sdhciVsdhcimbusconf-sdio3` € À„T :¾®ÅokayÄdefaultÒÜæïûusb3@f0000!marvell,armada-380-xhci`@@@ :¾ Åokayusb3@f8000!marvell,armada-380-xhci`€@À@ :¾  Ådisabledsa-sram0 !mmio-sram ` ¾· k q sa-sram1 !mmio-sram ` ¾· k q bm-bppi !mmio-sram ` · ¾  Ådisabledk q spi@10600)!marvell,armada-380-spimarvell,orion-spi `ðP :¾Åokayspi-flash@0!st,m25p128jedec,spi-nor`oóspi@10680)!marvell,armada-380-spimarvell,orion-spi `ð€P :?¾ Ådisabledpcie-controller!marvell,armada-370-pcieÅokayTpci/:ÿP·‚ð ‚ð ‚@ð@ ‚€ð€ ‚è�à‚è�à‚Ø�Ђ¸�°pcie@1,0TpciD‚ `E@·‚‚��W jxоÅokaypcie@2,0TpciD‚ `E@·‚‚��W j!xо Ådisabledpcie@3,0TpciD‚@ `E@·‚‚��W jFxо Ådisabledpcie@4,0TpciD‚€ ` E@·‚‚��W jGxо Ådisabledclocksmainpll !fixed-clockì„;šÊk q oscillator !fixed-clockì„}x@kqcpusœmarvell,armada-380-smpcpu@0Tcpu!arm,cortex-a9`cpu@1Tcpu!arm,cortex-a9` #address-cells#size-cellsmodelcompatiblestdout-pathgpio0gpio1serial0serial1device_typereginterrupts-extendedcontrollerinterrupt-parentpcie-mem-aperturepcie-io-aperturerangesclocksstatuscache-unifiedcache-levelarm,double-linefill-incrarm,double-linefill-wraparm,double-linefillprefetch-datainterrupts#interrupt-cellsinterrupt-controllerlinux,phandletimeout-msclock-frequencyreg-shiftreg-io-widthmarvell,pinsmarvell,functionngpiosgpio-controller#gpio-cells#clock-cellsmsi-controllerclock-namestx-csum-limitphyphy-modedmacap,memcpydmacap,xordmacap,memsetreg-namesmarvell,crypto-sramsmarvell,crypto-sram-sizeinternal-memclock-output-namesmrvl,clk-delay-cyclespinctrl-namespinctrl-0broken-cdno-1-8-vwp-invertedbus-widthno-memory-wccell-indexspi-max-frequencymsi-parentbus-rangeassigned-addressesinterrupt-map-maskinterrupt-mapmarvell,pcie-portmarvell,pcie-laneenable-method