Ð þíÜý8ØÄ(9ØŒteejet,mt_ventouxti,omap3 +7TeeJet Mt.Ventouxaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu‡“à(•èHà˜Ð�g8¡ O€dp`ð 'À™ppmu@54000000arm,cortex-a8-pmupT€¦±debugsssocti,omap-inframpu ti,omap3-mpu±mpuiva ti,iva2.2±iva »disableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph¦ +±l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÂHscm@2000ti,omap3-scmsimple-busp +  pinmux@30 ti,omap3-padconfpinctrl-singlep08+ÉÚï ÿscm_conf@270sysconsimple-buspp0+ Âp0*0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapp°8pbias_mmc_omap2430?pbias_mmc_omap2430Nw@f-ÆÀ*â0âclocks+mcbsp5_mux_fck@68~ti,composite-mux-clockt‹ph*0mcbsp5_fck~ti,composite-clockt*ç0çmcbsp1_mux_fck@4~ti,composite-mux-clockt‹p* 0 mcbsp1_fck~ti,composite-clockt *ã0ãmcbsp2_mux_fck@4~ti,composite-mux-clockt ‹p* 0 mcbsp2_fck~ti,composite-clockt *ä0ämcbsp3_mux_fck@68~ti,composite-mux-clockt ph*0mcbsp3_fck~ti,composite-clockt *å0åmcbsp4_mux_fck@68~ti,composite-mux-clockt ‹ph*0mcbsp4_fck~ti,composite-clockt*æ0æclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+ÉÚï ÿaes@480c5000 ti,omap3-aes±aespH PP¦˜AB�txrxprm@48306000 ti,omap3-prmpH0`@¦ clocks+virt_16_8m_ck~ fixed-clock§Y*0osc_sys_ck@d40~ ti,mux-clocktp @*0sys_ck@1270~ti,divider-clockt‹·ppÂ*0sys_clkout1@d70~ti,gate-clocktp p‹dpll3_x2_ck~fixed-factor-clocktÙädpll3_m2x2_ck~fixed-factor-clocktÙä*0dpll4_x2_ck~fixed-factor-clocktÙäcorex2_fck~fixed-factor-clocktÙä*0wkup_l4_ick~fixed-factor-clocktÙä*M0Mcorex2_d3_fck~fixed-factor-clocktÙä*„0„corex2_d5_fck~fixed-factor-clocktÙä*…0…clockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk~ fixed-clock§omap_32k_fck~ fixed-clock§€*?0?virt_12m_ck~ fixed-clock§·*0virt_13m_ck~ fixed-clock§Æ]@*0virt_19200000_ck~ fixed-clock§$ø*0virt_26000000_ck~ fixed-clock§Œº€*0virt_38_4m_ck~ fixed-clock§Ið*0dpll4_ck@d00~ti,omap3-dpll-per-clocktp D 0*0dpll4_m2_ck@d48~ti,divider-clockt·?p HÂ*0dpll4_m2x2_mul_ck~fixed-factor-clocktÙä* 0 dpll4_m2x2_ck@d00~ti,gate-clockt ‹p î*!0!omap_96m_alwon_fck~fixed-factor-clockt!Ùä*(0(dpll3_ck@d00~ti,omap3-dpll-core-clocktp @ 0*0dpll3_m3_ck@1140~ti,divider-clockt‹·p@Â*"0"dpll3_m3x2_mul_ck~fixed-factor-clockt"Ùä*#0#dpll3_m3x2_ck@d00~ti,gate-clockt#‹ p î*$0$emu_core_alwon_ck~fixed-factor-clockt$Ùä*a0asys_altclk~ fixed-clock§*-0-mcbsp_clks~ fixed-clock§*0dpll3_m2_ck@d40~ti,divider-clockt‹·p @Â*0core_ck~fixed-factor-clocktÙä*%0%dpll1_fck@940~ti,divider-clockt%‹·p @Â*&0&dpll1_ck@904~ti,omap3-dpll-clockt&p  $ @ 4*0dpll1_x2_ck~fixed-factor-clocktÙä*'0'dpll1_x2m2_ck@944~ti,divider-clockt'·p DÂ*;0;cm_96m_fck~fixed-factor-clockt(Ùä*)0)omap_96m_fck@d40~ ti,mux-clockt)‹p @*D0Ddpll4_m3_ck@e40~ti,divider-clockt‹· p@Â**0*dpll4_m3x2_mul_ck~fixed-factor-clockt*Ùä*+0+dpll4_m3x2_ck@d00~ti,gate-clockt+‹p î*,0,omap_54m_fck@d40~ ti,mux-clockt,-‹p @*707cm_96m_d2_fck~fixed-factor-clockt)Ùä*.0.omap_48m_fck@d40~ ti,mux-clockt.-‹p @*/0/omap_12m_fck~fixed-factor-clockt/Ùä*F0Fdpll4_m4_ck@e40~ti,divider-clockt· p@Â*000dpll4_m4x2_mul_ck~ti,fixed-factor-clockt0*101dpll4_m4x2_ck@d00~ti,gate-clockt1‹p î*ˆ0ˆdpll4_m5_ck@f40~ti,divider-clockt·?p@Â*202dpll4_m5x2_mul_ck~ti,fixed-factor-clockt2*303dpll4_m5x2_ck@d00~ti,gate-clockt3‹p î*i0idpll4_m6_ck@1140~ti,divider-clockt‹·?p@Â*404dpll4_m6x2_mul_ck~fixed-factor-clockt4Ùä*505dpll4_m6x2_ck@d00~ti,gate-clockt5‹p î*606emu_per_alwon_ck~fixed-factor-clockt6Ùä*b0bclkout2_src_gate_ck@d70~ ti,composite-no-wait-gate-clockt%‹p p*808clkout2_src_mux_ck@d70~ti,composite-mux-clockt%)7p p*909clkout2_src_ck~ti,composite-clockt89*:0:sys_clkout2@d70~ti,divider-clockt:‹·@p p2mpu_ck~fixed-factor-clockt;Ùä*<0<arm_fck@924~ti,divider-clockt<p $·emu_mpu_alwon_ck~fixed-factor-clockt<Ùä*c0cl3_ick@a40~ti,divider-clockt%·p @Â*=0=l4_ick@a40~ti,divider-clockt=‹·p @Â*>0>rm_ick@c40~ti,divider-clockt>‹·p @Âgpt10_gate_fck@a00~ti,composite-gate-clockt‹ p *@0@gpt10_mux_fck@a40~ti,composite-mux-clockt?‹p @*A0Agpt10_fck~ti,composite-clockt@Agpt11_gate_fck@a00~ti,composite-gate-clockt‹ p *B0Bgpt11_mux_fck@a40~ti,composite-mux-clockt?‹p @*C0Cgpt11_fck~ti,composite-clocktBCcore_96m_fck~fixed-factor-clocktDÙä*0mmchs2_fck@a00~ti,wait-gate-clocktp ‹*³0³mmchs1_fck@a00~ti,wait-gate-clocktp ‹*´0´i2c3_fck@a00~ti,wait-gate-clocktp ‹*µ0µi2c2_fck@a00~ti,wait-gate-clocktp ‹*¶0¶i2c1_fck@a00~ti,wait-gate-clocktp ‹*·0·mcbsp5_gate_fck@a00~ti,composite-gate-clockt‹ p *0mcbsp1_gate_fck@a00~ti,composite-gate-clockt‹ p *0core_48m_fck~fixed-factor-clockt/Ùä*E0Emcspi4_fck@a00~ti,wait-gate-clocktEp ‹*¸0¸mcspi3_fck@a00~ti,wait-gate-clocktEp ‹*¹0¹mcspi2_fck@a00~ti,wait-gate-clocktEp ‹*º0ºmcspi1_fck@a00~ti,wait-gate-clocktEp ‹*»0»uart2_fck@a00~ti,wait-gate-clocktEp ‹*¼0¼uart1_fck@a00~ti,wait-gate-clocktEp ‹ *½0½core_12m_fck~fixed-factor-clocktFÙä*G0Ghdq_fck@a00~ti,wait-gate-clocktGp ‹*¾0¾core_l3_ick~fixed-factor-clockt=Ùä*H0Hsdrc_ick@a10~ti,wait-gate-clocktHp ‹*‰0‰gpmc_fck~fixed-factor-clocktHÙäcore_l4_ick~fixed-factor-clockt>Ùä*I0Immchs2_ick@a10~ti,omap3-interface-clocktIp ‹*¿0¿mmchs1_ick@a10~ti,omap3-interface-clocktIp ‹*À0Àhdq_ick@a10~ti,omap3-interface-clocktIp ‹*Á0Ámcspi4_ick@a10~ti,omap3-interface-clocktIp ‹*Â0Âmcspi3_ick@a10~ti,omap3-interface-clocktIp ‹*Ã0Ãmcspi2_ick@a10~ti,omap3-interface-clocktIp ‹*Ä0Ämcspi1_ick@a10~ti,omap3-interface-clocktIp ‹*Å0Åi2c3_ick@a10~ti,omap3-interface-clocktIp ‹*Æ0Æi2c2_ick@a10~ti,omap3-interface-clocktIp ‹*Ç0Çi2c1_ick@a10~ti,omap3-interface-clocktIp ‹*È0Èuart2_ick@a10~ti,omap3-interface-clocktIp ‹*É0Éuart1_ick@a10~ti,omap3-interface-clocktIp ‹ *Ê0Êgpt11_ick@a10~ti,omap3-interface-clocktIp ‹ *Ë0Ëgpt10_ick@a10~ti,omap3-interface-clocktIp ‹ *Ì0Ìmcbsp5_ick@a10~ti,omap3-interface-clocktIp ‹ *Í0Ímcbsp1_ick@a10~ti,omap3-interface-clocktIp ‹ *Î0Îomapctrl_ick@a10~ti,omap3-interface-clocktIp ‹*Ï0Ïdss_tv_fck@e00~ti,gate-clockt7p‹*®0®dss_96m_fck@e00~ti,gate-clocktDp‹*¯0¯dss2_alwon_fck@e00~ti,gate-clocktp‹*°0°dummy_ck~ fixed-clock§gpt1_gate_fck@c00~ti,composite-gate-clockt‹p *J0Jgpt1_mux_fck@c40~ti,composite-mux-clockt?p @*K0Kgpt1_fck~ti,composite-clocktJKaes2_ick@a10~ti,omap3-interface-clocktI‹p *Ð0Ðwkup_32k_fck~fixed-factor-clockt?Ùä*L0Lgpio1_dbck@c00~ti,gate-clocktLp ‹*¥0¥sha12_ick@a10~ti,omap3-interface-clocktIp ‹*Ñ0Ñwdt2_fck@c00~ti,wait-gate-clocktLp ‹*¦0¦wdt2_ick@c10~ti,omap3-interface-clocktMp ‹*§0§wdt1_ick@c10~ti,omap3-interface-clocktMp ‹*¨0¨gpio1_ick@c10~ti,omap3-interface-clocktMp ‹*©0©omap_32ksync_ick@c10~ti,omap3-interface-clocktMp ‹*ª0ªgpt12_ick@c10~ti,omap3-interface-clocktMp ‹*«0«gpt1_ick@c10~ti,omap3-interface-clocktMp ‹*¬0¬per_96m_fck~fixed-factor-clockt(Ùä* 0 per_48m_fck~fixed-factor-clockt/Ùä*N0Nuart3_fck@1000~ti,wait-gate-clocktNp‹ *‹0‹gpt2_gate_fck@1000~ti,composite-gate-clockt‹p*O0Ogpt2_mux_fck@1040~ti,composite-mux-clockt?p@*P0Pgpt2_fck~ti,composite-clocktOPgpt3_gate_fck@1000~ti,composite-gate-clockt‹p*Q0Qgpt3_mux_fck@1040~ti,composite-mux-clockt?‹p@*R0Rgpt3_fck~ti,composite-clocktQRgpt4_gate_fck@1000~ti,composite-gate-clockt‹p*S0Sgpt4_mux_fck@1040~ti,composite-mux-clockt?‹p@*T0Tgpt4_fck~ti,composite-clocktSTgpt5_gate_fck@1000~ti,composite-gate-clockt‹p*U0Ugpt5_mux_fck@1040~ti,composite-mux-clockt?‹p@*V0Vgpt5_fck~ti,composite-clocktUVgpt6_gate_fck@1000~ti,composite-gate-clockt‹p*W0Wgpt6_mux_fck@1040~ti,composite-mux-clockt?‹p@*X0Xgpt6_fck~ti,composite-clocktWXgpt7_gate_fck@1000~ti,composite-gate-clockt‹p*Y0Ygpt7_mux_fck@1040~ti,composite-mux-clockt?‹p@*Z0Zgpt7_fck~ti,composite-clocktYZgpt8_gate_fck@1000~ti,composite-gate-clockt‹ p*[0[gpt8_mux_fck@1040~ti,composite-mux-clockt?‹p@*\0\gpt8_fck~ti,composite-clockt[\gpt9_gate_fck@1000~ti,composite-gate-clockt‹ p*]0]gpt9_mux_fck@1040~ti,composite-mux-clockt?‹p@*^0^gpt9_fck~ti,composite-clockt]^per_32k_alwon_fck~fixed-factor-clockt?Ùä*_0_gpio6_dbck@1000~ti,gate-clockt_p‹*Œ0Œgpio5_dbck@1000~ti,gate-clockt_p‹*�0�gpio4_dbck@1000~ti,gate-clockt_p‹*Ž0Žgpio3_dbck@1000~ti,gate-clockt_p‹*�0�gpio2_dbck@1000~ti,gate-clockt_p‹ *�0�wdt3_fck@1000~ti,wait-gate-clockt_p‹ *‘0‘per_l4_ick~fixed-factor-clockt>Ùä*`0`gpio6_ick@1010~ti,omap3-interface-clockt`p‹*’0’gpio5_ick@1010~ti,omap3-interface-clockt`p‹*“0“gpio4_ick@1010~ti,omap3-interface-clockt`p‹*”0”gpio3_ick@1010~ti,omap3-interface-clockt`p‹*•0•gpio2_ick@1010~ti,omap3-interface-clockt`p‹ *–0–wdt3_ick@1010~ti,omap3-interface-clockt`p‹ *—0—uart3_ick@1010~ti,omap3-interface-clockt`p‹ *˜0˜uart4_ick@1010~ti,omap3-interface-clockt`p‹*™0™gpt9_ick@1010~ti,omap3-interface-clockt`p‹ *š0šgpt8_ick@1010~ti,omap3-interface-clockt`p‹ *›0›gpt7_ick@1010~ti,omap3-interface-clockt`p‹*œ0œgpt6_ick@1010~ti,omap3-interface-clockt`p‹*�0�gpt5_ick@1010~ti,omap3-interface-clockt`p‹*ž0žgpt4_ick@1010~ti,omap3-interface-clockt`p‹*Ÿ0Ÿgpt3_ick@1010~ti,omap3-interface-clockt`p‹* 0 gpt2_ick@1010~ti,omap3-interface-clockt`p‹*¡0¡mcbsp2_ick@1010~ti,omap3-interface-clockt`p‹*¢0¢mcbsp3_ick@1010~ti,omap3-interface-clockt`p‹*£0£mcbsp4_ick@1010~ti,omap3-interface-clockt`p‹*¤0¤mcbsp2_gate_fck@1000~ti,composite-gate-clockt‹p* 0 mcbsp3_gate_fck@1000~ti,composite-gate-clockt‹p* 0 mcbsp4_gate_fck@1000~ti,composite-gate-clockt‹p*0emu_src_mux_ck@1140~ ti,mux-clocktabcp@*d0demu_src_ck~ti,clkdm-gate-clocktd*e0epclk_fck@1140~ti,divider-clockte‹·p@Âpclkx2_fck@1140~ti,divider-clockte‹·p@Âatclk_fck@1140~ti,divider-clockte‹·p@Âtraceclk_src_fck@1140~ ti,mux-clocktabc‹p@*f0ftraceclk_fck@1140~ti,divider-clocktf‹ ·p@Âsecure_32k_fck~ fixed-clock§€*g0ggpt12_fck~fixed-factor-clocktgÙäwdt1_fck~fixed-factor-clocktgÙäsecurity_l4_ick2~fixed-factor-clockt>Ùä*h0haes1_ick@a14~ti,omap3-interface-clockth‹p rng_ick@a14~ti,omap3-interface-clockthp ‹sha11_ick@a14~ti,omap3-interface-clockthp ‹des1_ick@a14~ti,omap3-interface-clockthp ‹cam_mclk@f00~ti,gate-clockti‹pcam_ick@f10~!ti,omap3-no-wait-interface-clockt>p‹*Ø0Øcsi2_96m_fck@f00~ti,gate-clocktp‹*Ù0Ùsecurity_l3_ick~fixed-factor-clockt=Ùä*j0jpka_ick@a14~ti,omap3-interface-clocktjp ‹icr_ick@a10~ti,omap3-interface-clocktIp ‹des2_ick@a10~ti,omap3-interface-clocktIp ‹mspro_ick@a10~ti,omap3-interface-clocktIp ‹mailboxes_ick@a10~ti,omap3-interface-clocktIp ‹ssi_l4_ick~fixed-factor-clockt>Ùä*q0qsr1_fck@c00~ti,wait-gate-clocktp ‹sr2_fck@c00~ti,wait-gate-clocktp ‹sr_l4_ick~fixed-factor-clockt>Ùädpll2_fck@40~ti,divider-clockt%‹·p@Â*k0kdpll2_ck@4~ti,omap3-dpll-clocktkp$@4HZb*l0ldpll2_m2_ck@44~ti,divider-clocktl·pDÂ*m0miva2_ck@0~ti,wait-gate-clocktmp‹*Ú0Úmodem_fck@a00~ti,omap3-interface-clocktp ‹*Û0Ûsad2d_ick@a10~ti,omap3-interface-clockt=p ‹*Ü0Ümad2d_ick@a18~ti,omap3-interface-clockt=p ‹*Ý0Ýmspro_fck@a00~ti,wait-gate-clocktp ‹ssi_ssr_gate_fck_3430es2@a00~ ti,composite-no-wait-gate-clockt‹p *n0nssi_ssr_div_fck_3430es2@a40~ti,composite-divider-clockt‹p @$v*o0ossi_ssr_fck_3430es2~ti,composite-clocktno*p0pssi_sst_fck_3430es2~fixed-factor-clocktpÙä*è0èhsotgusb_ick_3430es2@a10~"ti,omap3-hsotgusb-interface-clocktHp ‹*Š0Šssi_ick_3430es2@a10~ti,omap3-ssi-interface-clocktqp ‹*é0éusim_gate_fck@c00~ti,composite-gate-clocktD‹ p *|0|sys_d2_ck~fixed-factor-clocktÙä*s0somap_96m_d2_fck~fixed-factor-clocktDÙä*t0tomap_96m_d4_fck~fixed-factor-clocktDÙä*u0uomap_96m_d8_fck~fixed-factor-clocktDÙä*v0vomap_96m_d10_fck~fixed-factor-clocktDÙä *w0wdpll5_m2_d4_ck~fixed-factor-clocktrÙä*x0xdpll5_m2_d8_ck~fixed-factor-clocktrÙä*y0ydpll5_m2_d16_ck~fixed-factor-clocktrÙä*z0zdpll5_m2_d20_ck~fixed-factor-clocktrÙä*{0{usim_mux_fck@c40~ti,composite-mux-clock(tstuvwxyz{‹p @Â*}0}usim_fck~ti,composite-clockt|}usim_ick@c10~ti,omap3-interface-clocktMp ‹ *­0­dpll5_ck@d04~ti,omap3-dpll-clocktp  $ L 4HZ*~0~dpll5_m2_ck@d50~ti,divider-clockt~·p PÂ*r0rsgx_gate_fck@b00~ti,composite-gate-clockt%‹p *†0†core_d3_ck~fixed-factor-clockt%Ùä*0core_d4_ck~fixed-factor-clockt%Ùä*€0€core_d6_ck~fixed-factor-clockt%Ùä*�0�omap_192m_alwon_fck~fixed-factor-clockt!Ùä*‚0‚core_d2_ck~fixed-factor-clockt%Ùä*ƒ0ƒsgx_mux_fck@b40~ti,composite-mux-clock t€�)‚ƒ„…p @*‡0‡sgx_fck~ti,composite-clockt†‡sgx_ick@b10~ti,wait-gate-clockt=p ‹*Þ0Þcpefuse_fck@a08~ti,gate-clocktp ‹*Ò0Òts_fck@a08~ti,gate-clockt?p ‹*Ó0Óusbtll_fck@a08~ti,wait-gate-clocktrp ‹*Ô0Ôusbtll_ick@a18~ti,omap3-interface-clocktIp ‹*Õ0Õmmchs3_ick@a10~ti,omap3-interface-clocktIp ‹*Ö0Ömmchs3_fck@a00~ti,wait-gate-clocktp ‹*×0×dss1_alwon_fck_3430es2@e00~ti,dss-gate-clocktˆ‹p*±0±dss_ick_3430es2@e10~ti,omap3-dss-interface-clockt>p‹*²0²usbhost_120m_fck@1400~ti,gate-clocktrp‹*ß0ßusbhost_48m_fck@1400~ti,dss-gate-clockt/p‹*à0àusbhost_ick@1410~ti,omap3-dss-interface-clockt>p‹*á0áclockdomainscore_l3_clkdmti,clockdomaint‰Šdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainht‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤emu_clkdmti,clockdomaintedpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$t¥¦§¨©ª«¬­dss_clkdmti,clockdomaint®¯°±²core_l4_clkdmti,clockdomain”t³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×cam_clkdmti,clockdomaintØÙiva2_clkdmti,clockdomaintÚdpll2_clkdmti,clockdomaintld2d_clkdmti,clockdomain tÛÜÝdpll5_clkdmti,clockdomaint~sgx_clkdmti,clockdomaintÞusbhost_clkdmti,clockdomain tßàácounter@48320000ti,omap-counter32kpH2  ±counter_32kinterrupt-controller@48200000ti,omap3-intcÚÉpH *0dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`¦ ‚� š`*0gpio@48310000ti,omap3-gpiopH1¦±gpio1§¹ÉÚÉgpio@49050000ti,omap3-gpiopI¦±gpio2¹ÉÚÉgpio@49052000ti,omap3-gpiopI ¦±gpio3¹ÉÚÉgpio@49054000ti,omap3-gpiopI@¦ ±gpio4¹ÉÚÉgpio@49056000ti,omap3-gpiopI`¦!±gpio5¹ÉÚÉgpio@49058000ti,omap3-gpiopI€¦"±gpio6¹ÉÚÉserial@4806a000ti,omap3-uartpH  ÕH˜12�txrx±uart1§Ülserial@4806c000ti,omap3-uartpHÀÕI˜34�txrx±uart2§Ülserial@49020000ti,omap3-uartpIÕJ˜56�txrx±uart3§Üli2c@48070000 ti,omap3-i2cpH€¦8˜�txrx+±i2c1i2c@48072000 ti,omap3-i2cpH €¦9˜�txrx+±i2c2i2c@48060000 ti,omap3-i2cpH€¦=˜�txrx+±i2c3mailbox@48094000ti,omap3-mailbox±mailboxpH @¦éõdsp  $spi@48098000ti,omap2-mcspipH €¦A+±mcspi1/@˜#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH  ¦B+±mcspi2/ ˜+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH €¦[+±mcspi3/ ˜�tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH  ¦0+±mcspi4/˜FG�tx0rx01w@480b2000 ti,omap3-1wpH ¦:±hdq1wmmc@4809c000ti,omap3-hsmmcpH À¦S±mmc1=˜=>�txrxJâmmc@480b4000ti,omap3-hsmmcpH @¦V±mmc2˜/0�txrxmmc@480ad000ti,omap3-hsmmcpH Ц^±mmc3˜MN�txrxmmu@480bd400Wti,omap2-iommupH Ô€¦±mmu_ispd*ê0êmmu@5d000000Wti,omap2-iommup]€¦±mmu_iva »disabledwdt@48314000 ti,omap3-wdtpH1@€ ±wd_timer2mcbsp@48074000ti,omap3-mcbsppH@ÿtmpu ¦;< ~commontxrxŽ€±mcbsp1˜ �txrxtã{fck »disabledmcbsp@49022000ti,omap3-mcbsppI ÿI€ÿ tmpusidetone¦>?~commontxrxsidetoneޱmcbsp2mcbsp2_sidetone˜!"�txrxtä¢{fckick »disabledmcbsp@49024000ti,omap3-mcbsppI@ÿI ÿ tmpusidetone¦YZ~commontxrxsidetoneŽ€±mcbsp3mcbsp3_sidetone˜�txrxtå£{fckick »disabledmcbsp@49026000ti,omap3-mcbsppI`ÿtmpu ¦67 ~commontxrxŽ€±mcbsp4˜�txrxtæ{fck »disabledmcbsp@48096000ti,omap3-mcbsppH `ÿtmpu ¦QR ~commontxrxŽ€±mcbsp5˜�txrxtç{fck »disabledsham@480c3000ti,omap3-sham±shampH 0d¦1˜E�rxsmartreflex@480cb000ti,omap3-smartreflex-core±smartreflex_corepH °¦smartreflex@480c9000ti,omap3-smartreflex-iva±smartreflex_mpu_ivapH �¦timer@48318000ti,omap3430-timerpH1€¦%±timer1�timer@49032000ti,omap3430-timerpI ¦&±timer2timer@49034000ti,omap3430-timerpI@¦'±timer3timer@49036000ti,omap3430-timerpI`¦(±timer4timer@49038000ti,omap3430-timerpI€¦)±timer5¬timer@4903a000ti,omap3430-timerpI ¦*±timer6¬timer@4903c000ti,omap3430-timerpIÀ¦+±timer7¬timer@4903e000ti,omap3430-timerpIà¦,±timer8¹¬timer@49040000ti,omap3430-timerpI¦-±timer9¹timer@48086000ti,omap3430-timerpH`¦.±timer10¹timer@48088000ti,omap3430-timerpH€¦/±timer11¹timer@48304000ti,omap3430-timerpH0@¦_±timer12�Æusbhstll@48062000 ti,usbhs-tllpH ¦N ±usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ ±usb_host_hs+Âohci@48064400ti,ohci-omap3pHD ¦Lehci@48064800 ti,ehci-omappHH ¦Mgpmc@6e000000ti,omap3430-gpmc±gpmcpnЦ˜�rxtxÖâ+ÚɹÉusb_otg_hs@480ab000ti,omap3-musbpH °¦\]~mcdma ±usb_otg_hsôÿ dss@48050000 ti,omap3-dsspH »disabled ±dss_coret±{fck+Âdispc@48050400ti,omap3-dispcpH¦ ±dss_dispct±{fckencoder@4804fc00 ti,omap3-dsipHüHþ@Hÿ tprotophypll¦ »disabled ±dss_dsi1t±° {fcksys_clkencoder@48050800ti,omap3-rfbipH »disabled ±dss_rfbit±²{fckickencoder@48050c00ti,omap3-vencpH  »disabled ±dss_venct®{fckssi-controller@48058000 ti,omap3-ssi±ssi»okpH€H�tsysgdd¦G~gdd_mpu+ tpèé {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpH H¨ttxrx ¦CDssi-port@4805b000ti,omap3-ssi-portpH°H¸ttxrx ¦EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%Ø$+ÉÚï ÿisp@480bc000 ti,omap3-isppH ÀüH Ø|¦ê8l~ports+bandgap@48002524pH%$ti,omap34xx-bandgap#memory@80000000dmemoryp€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsstatusranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-masklinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extended#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supply#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsiommusti,phy-type#thermal-sensor-cells