Ð þ퉱8€¨( €p7phytec,am335x-wegaphytec,am335x-phycore-somti,am33xx +7Phytec AM335x phyBOARD-WEGAaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000ƒ/ocp/can@481d0000Š/ocp/usb@47400000/usb@47401000�/ocp/usb@47400000/usb@47401800#”/ocp/usb@47400000/usb-phy@47401300#™/ocp/usb@47400000/usb-phy@47401b00&ž/ocp/ethernet@4a100000/slave@4a100200&¨/ocp/ethernet@4a100000/slave@4a100300²/ocp/i2c@44e0b000/rtc@68·/ocp/rtc@44e3e000cpus+cpu@0arm,cortex-a8¼cpuÈ Ì ü€›ˆ 'À±(¡ *ˆ28*ˆÝïöcpu“àpmuarm,cortex-a8-pmusocti,omap-inframpu ti,omap3-mpu'mpuocp simple-bus+1'l3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ 1DÀ(wkup_m3@100000ti,am3352-wkup-m3È@  8umemdmem'wkup_m3Bam335x-pm-firmware.elfQ%W%prcm@200000 ti,am3-prcmÈ @clocks+clk_32768_ck_ fixed-clockl€QWclk_rc32k_ck_ fixed-clockl}QWvirt_19200000_ck_ fixed-clockl$øQ W virt_24000000_ck_ fixed-clockln6Q!W!virt_25000000_ck_ fixed-clockl}x@Q"W"virt_26000000_ck_ fixed-clocklŒº€Q#W#tclkin_ck_ fixed-clockl·QWdpll_core_ck@490_ti,am3-dpll-core-clockï È�\hQWdpll_core_x2_ck_ti,am3-dpll-x2-clockïQWdpll_core_m4_ck@480_ti,divider-clockï|È€‡QWdpll_core_m5_ck@484_ti,divider-clockï|È„‡QWdpll_core_m6_ck@4d8_ti,divider-clockï|ÈØ‡dpll_mpu_ck@488_ti,am3-dpll-clockï Ȉ ,QWdpll_mpu_m2_ck@4a8_ti,divider-clockï|Ȩ‡dpll_ddr_ck@494_ti,am3-dpll-no-gate-clockï È”4@QWdpll_ddr_m2_ck@4a0_ti,divider-clockï|È ‡QWdpll_ddr_m2_div2_ck_fixed-factor-clockïž©dpll_disp_ck@498_ti,am3-dpll-no-gate-clockï ȘHTQ W dpll_disp_m2_ck@4a4_ti,divider-clockï |Ȥ‡³QWdpll_per_ck@48c_!ti,am3-dpll-no-gate-j-type-clockï ÈŒpœQ W dpll_per_m2_ck@4ac_ti,divider-clockï |Ȭ‡Q W dpll_per_m2_div4_wkupdm_ck_fixed-factor-clockï ž©dpll_per_m2_div4_ck_fixed-factor-clockï ž©cefuse_fck@a20_ti,gate-clockïÆÈ clk_24mhz_fixed-factor-clockï ž©Q W clkdiv32k_ck_fixed-factor-clockï ž©ÜQ W clkdiv32k_ick@14c_ti,gate-clockï ÆÈLQWl3_gclk_fixed-factor-clockïž©QWpruss_ocp_gclk@530_ ti,mux-clockïÈ0mmu_fck@914_ti,gate-clockïÆÈ timer1_fck@528_ ti,mux-clockïÈ(timer2_fck@508_ ti,mux-clock ïÈtimer3_fck@50c_ ti,mux-clock ïÈ timer4_fck@510_ ti,mux-clock ïÈtimer5_fck@518_ ti,mux-clock ïÈtimer6_fck@51c_ ti,mux-clock ïÈtimer7_fck@504_ ti,mux-clock ïÈusbotg_fck@47c_ti,gate-clockï ÆÈ|dpll_core_m4_div2_ck_fixed-factor-clockïž©QWieee5000_fck@e4_ti,gate-clockïÆÈäwdt1_fck@538_ ti,mux-clockïÈ8l4_rtc_gclk_fixed-factor-clockïž©l4hs_gclk_fixed-factor-clockïž©l3s_gclk_fixed-factor-clockïž©l4fw_gclk_fixed-factor-clockïž©l4ls_gclk_fixed-factor-clockïž©Q$W$sysclk_div_ck_fixed-factor-clockïž©cpsw_125mhz_gclk_fixed-factor-clockïž©QAWAcpsw_cpts_rft_clk@520_ ti,mux-clockïÈ QBWBgpio0_dbclk_mux_ck@53c_ ti,mux-clock ïÈ<QWgpio0_dbclk@408_ti,gate-clockïÆÈgpio1_dbclk@ac_ti,gate-clockïÆȬgpio2_dbclk@b0_ti,gate-clockïÆȰgpio3_dbclk@b4_ti,gate-clockïÆÈ´lcd_gclk@534_ ti,mux-clock ï È4³QWmmc_clk_fixed-factor-clockï ž©gfx_fclk_clksel_ck@52c_ ti,mux-clockï ÆÈ,QWgfx_fck_div_ck@52c_ti,divider-clockïÈ,|sysclkout_pre_ck@700_ ti,mux-clockï ÈQWclkout2_div_ck@700_ti,divider-clockïÆ|ÈQWdbg_sysclk_ck@414_ti,gate-clockïÆÈQWdbg_clka_ck@414_ti,gate-clockïÆÈQWstm_pmd_clock_mux_ck@414_ ti,mux-clockïÆÈQWtrace_pmd_clk_mux_ck@414_ ti,mux-clockïÆÈQWstm_clk_div_ck@414_ti,divider-clockïÆ|@ÈÓtrace_clk_div_ck@414_ti,divider-clockïÆ|@ÈÓclkout2_ck@700_ti,gate-clockïÆÈclockdomainsclk_24mhz_clkdmti,clockdomainïscm@210000ti,am3-scmsimple-busÈ! + 1! pinmux@800pinctrl-singleÈ8+é pinmux_ethernet0@$ !! $ ( <!@!D QCWCpinmux_mdio$H0LQEWEpinmux_i2c0$ˆ(Œ(Q.W.pinmux_nandflashp$000 00000p0|�”˜œQGWGpinmux_spi0 $P T X0\0Q9W9pinmux_mcasp0($¬� ” ˜ ¨QJWJpinmux_dcan1$hl2Q8W8pinmux_ethernet1p$@ D!H L P T X!\!`!d!h!l!t!x!QDWDpinmux_mmc18$ð0ô0ø0ü000`7Q3W3pinmux_uart0$p0tQ,W,pinmux_uart1_pins $€0„x(|Q-W-scm_conf@0sysconÈ+Q6W6clocks+sys_clkin_ck@40_ ti,mux-clockï !"#ÆÈ@QWadc_tsc_fck_fixed-factor-clockïž©dcan0_fck_fixed-factor-clockïž©Q5W5dcan1_fck_fixed-factor-clockïž©Q7W7mcasp0_fck_fixed-factor-clockïž©QMWMmcasp1_fck_fixed-factor-clockïž©smartreflex0_fck_fixed-factor-clockïž©smartreflex1_fck_fixed-factor-clockïž©sha0_fck_fixed-factor-clockïž©aes0_fck_fixed-factor-clockïž©rng_fck_fixed-factor-clockïž©ehrpwm0_tbclk@44e10664_ti,gate-clockï$ÆÈdQ>W>ehrpwm1_tbclk@44e10664_ti,gate-clockï$ÆÈdQ?W?ehrpwm2_tbclk@44e10664_ti,gate-clockï$ÆÈdQ@W@wkup_m3_ipc@1324ti,am3352-wkup-m3-ipcÈ$$N8%A&'dma-router@f90ti,am335x-edma-crossbarÈ�@HS `(Q2W2clockdomainsinterrupt-controller@48200000ti,am33xx-intcl�ÈH QWedma@49000000ti,edma3-tpcc'tpccÈI 8edma3_cc  '’edma3_ccintedma3_mperredma3_ccerrintS@H¢)*+«Q(W(tptc@49800000ti,edma3-tptc'tptc0ÈI€p’edma3_tcerrintQ)W)tptc@49900000ti,edma3-tptc'tptc1ÈI�q’edma3_tcerrintQ*W*tptc@49a00000ti,edma3-tptc'tptc2ÈI r’edma3_tcerrintQ+W+gpio@44e07000ti,omap4-gpio'gpio1ÃÓl�ÈDàp`Q4W4gpio@4804c000ti,omap4-gpio'gpio2ÃÓl�ÈHÀbgpio@481ac000ti,omap4-gpio'gpio3ÃÓl�ÈHÀ gpio@481ae000ti,omap4-gpio'gpio4ÃÓl�ÈHà>serial@44e09000ti,am3352-uartti,omap3-uart'uart1lÜlÈDà� Hßokayæ((ëtxrxõdefault,serial@48022000ti,am3352-uartti,omap3-uart'uart2lÜlÈH Ißokayæ((ëtxrxõdefault-serial@48024000ti,am3352-uartti,omap3-uart'uart3lÜlÈH@ J ßdisabledæ((ëtxrxserial@481a6000ti,am3352-uartti,omap3-uart'uart4lÜlÈH` , ßdisabledserial@481a8000ti,am3352-uartti,omap3-uart'uart5lÜlÈH€ - ßdisabledserial@481aa000ti,am3352-uartti,omap3-uart'uart6lÜlÈH  . ßdisabledi2c@44e0b000 ti,omap4-i2c+'i2c1ÈDà°Fßokayõdefault.l€pmic@2dÈ- ti,tps65910 //%/1/=/I/U/a/regulators+regulator@0Ènvrtcƒregulator@1Ènvioƒregulator@2Ènvdd1—vdd_mpu¦ ìt¾ÐÖƒQWregulator@3Ènvdd2 —vdd_core¦ ìt¾Œ0Öƒregulator@4Ènvdd3ƒregulator@5Ènvdig1 —vdig1_1p8v¦w@¾w@ÖƒQ1W1regulator@6Ènvdig2ƒregulator@7Ènvpllƒregulator@8Ènvdacƒregulator@9È nvaux1ƒregulator@10È nvaux2ƒregulator@11È nvaux33ƒregulator@12È nvmmc¦2Z ¾2Z ƒregulator@13È nvbbeeprom@52 atmel,24c32è ÈRßokayrtc@68rv4162Èhßokaytlv320aic3007@18ti,tlv320aic3007Èñ0ý0 01ßokayQKWKi2c@4802a000 ti,omap4-i2c+'i2c2ÈH G ßdisabledi2c@4819c000 ti,omap4-i2c+'i2c3ÈHÀ ßdisabledmmc@48060000ti,omap4-hsmmc'mmc1#0G æ22ëtxrx@ ÈHßokayd0põdefault3 z4mmc@481d8000ti,omap4-hsmmc'mmc20æ((ëtxrx ÈH€ ßdisabledmmc@47810000ti,omap4-hsmmc'mmc30 ÈG� ßdisabledspinlock@480ca000ti,omap4-hwspinlockÈH   'spinlockƒwdt@44e35000 ti,omap3-wdt 'wd_timer2ÈDãP[can@481cc000ti,am3352-d_can'd_can0ÈHÀ ï5öfck ‘6D4 ßdisabledcan@481d0000ti,am3352-d_can'd_can1ÈH ï7öfck ‘6D7ßokayõdefault8mailbox@480C8000ti,omap4-mailboxÈH €M'mailbox ¬¾Q&W&wkup_m3Ð ã îQ'W'timer@44e31000ti,am335x-timer-1msÈDãC'timer1ùtimer@48040000ti,am335x-timerÈHD'timer2timer@48042000ti,am335x-timerÈH E'timer3timer@48044000ti,am335x-timerÈH@\'timer4timer@48046000ti,am335x-timerÈH`]'timer5timer@48048000ti,am335x-timerÈH€^'timer6timer@4804a000ti,am335x-timerÈH _'timer7rtc@44e3e000ti,am3352-rtcti,da830-rtcÈDãàKL'rtcspi@48030000ti,omap4-mcspi+ÈHA'spi00æ((((ëtx0rx0tx1rx1ßokayõdefault9m25p80@0m25p80#ÜlÈ5 ßdisabled+partition@0DxloadÈpartition@1DbareboxÈpartition@2 DbareboxenvÈ partition@3DoftreeÈ partition@4DkernelÈspi@481a0000ti,omap4-mcspi+ÈH}'spi10æ(*(+(,(-ëtx0rx0tx1rx1 ßdisabledusb@47400000ti,am33xx-usbÈG@1+ 'usb_otg_hsßokaycontrol@44e10620ti,am335x-usb-ctrl-moduleÈDá DáH8phy_ctrlwakeupßokayQ:W:usb-phy@47401300ti,am335x-usb-phyÈG@8phyßokayJ:Q;W;usb@47401000ti,musb-am33xxßokayÈG@G@ 8mccontrol’mc Vperipheral^p �ôœ;hæ<<<<<<<<<< < < < < <<<<<<<<<<< < < < < <„ërx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyÈG@8phyßokayJ:Q=W=usb@47401800ti,musb-am33xxßokayÈG@G@ 8mccontrol’mcVhost^p �ôœ=hæ<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<„ërx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 ÈG@G@ G@0G@@@#8gluecontrollerschedulerqueuemgr’glueH¡¯ßokayQ<W<epwmss@48300000ti,am33xx-pwmssÈH0'epwmss0+ ßdisabled$1H0H0€H0€H0€€H0H0€ecap@48300100ti,am3352-ecapti,am33xx-ecap½ÈH0€ï$öfck’ecap0 ßdisabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwm½ÈH0€ï>$ ötbclkfck ßdisabledepwmss@48302000ti,am33xx-pwmssÈH0 'epwmss1+ ßdisabled$1H0!H0!€H0!€H0!€€H0"H0"€ecap@48302100ti,am3352-ecapti,am33xx-ecap½ÈH0!€ï$öfck/’ecap1 ßdisabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwm½ÈH0"€ï?$ ötbclkfck ßdisabledepwmss@48304000ti,am33xx-pwmssÈH0@'epwmss2+ ßdisabled$1H0AH0A€H0A€H0A€€H0BH0B€ecap@48304100ti,am3352-ecapti,am33xx-ecap½ÈH0A€ï$öfck=’ecap2 ßdisabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwm½ÈH0B€ï@$ ötbclkfck ßdisabledethernet@4a100000ti,am335x-cpswti,cpsw'cpgmac0ïAB öfckcptsÈ×ã ïù  €)ÈJJ+ ()*+1:6ßokayõdefaultCDAmdio@4a101000ti,cpsw-mdioti,davinci_mdio+ 'davinci_mdioKB@ÈJßokayõdefaultEQFWFslave@4a100200T`Fgrmiipslave@4a100300T`Fgmiipcpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selÈDáP 8gmii-selƒocmcram@40300000 mmio-sramÈ@0elm@48080000ti,am3352-elmÈH 'elmßokayQIWIlcdc@4830e000ti,am33xx-tilcdcÈH0à $'lcdc ßdisabledtscadc@44e0d000ti,am3359-tscadcÈDàÐ 'adc_tsc ßdisabledtscti,am3359-tscadc’ti,am3359-adcgpmc@50000000ti,am3352-gpmc'gpmc¤ÈP d æ(4ërxtx·Ã+l�ÃÓßokayõdefaultG1QHWHnand@0,0ti,omap2-nand È H ÕHÞíbch8ýtrue 1?Qcr…˜¦µ ÃÒáò24New�I+partition@0DxloadÈpartition@1Dxload_backup1Èpartition@2Dxload_backup2Èpartition@3Dxload_backup3Èpartition@4DbareboxÈpartition@5 DbareboxenvÈpartition@6DoftreeÈpartition@7DkernelÈ€partition@8DrootȘsham@53100000ti,omap4-sham'shamÈSm æ($ërxßokayaes@53500000 ti,omap4-aes'aesÈSP gæ((ëtxrxßokaymcasp@48038000ti,am33xx-mcasp-audio'mcasp0ÈH€ F@8mpudatPQ’txrxßokayæ(( ëtxrxõdefaultJ™¡«¶ÁQLWLmcasp@4803C000ti,am33xx-mcasp-audio'mcasp1ÈHÀ F@@8mpudatRS’txrx ßdisabledæ( ( ëtxrxrng@48310000 ti,omap4-rng'rngÈH1 omemory@80000000¼memoryÈ€regulators simple-busfixedregulator0regulator-fixed—vcc5v¦LK@¾LK@ÖƒQ/W/fixedregulator1regulator-fixed—vcc3v3¦2Z ¾2Z ÖQ0W0sound_ifaceti,da830-evm-audio ÌAM335x-WegaÕKäL<øLine OutLLOUTLine OutRLOUTLINE1LLine InLINE1RLine InïMömclkßokay compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d_can0d_can1usb0usb1phy0phy1ethernet0ethernet1rtc0rtc1device_typeregoperating-pointsvoltage-toleranceclocksclock-namesclock-latencycpu0-supplyinterruptsti,hwmodsrangesreg-namesti,pm-firmwarelinux,phandle#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shiftti,index-power-of-twopinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsstatusdmasdma-namespinctrl-namespinctrl-0vcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onpagesizeAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyti,dual-voltti,needs-special-resetti,needs-special-hs-handlingvmmc-supplybus-widthcd-gpios#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csspi-max-frequencym25p,fast-readlabelti,ctrl_moddr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizeno_bd_rammac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftsyscondual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlanrmii-clock-ext#io-channel-cellsti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsrb-gpiosnand-bus-widthti,nand-ecc-optgpmc,device-nandgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-diffcsengpmc,clk-activation-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsti,elm-idop-modetdm-slotsserial-dirtx-num-evtrt-num-evtti,modelti,audio-codecti,mcasp-controllerti,audio-routing